Title page for ETD etd-10222009-124831

Type of Document Master's Thesis
Author Hoffman, Joseph A.
URN etd-10222009-124831
Title VHDL modeling of ASIC power dissipation
Degree Master of Science
Department Systems Engineering
Advisory Committee
Advisor Name Title
Armstrong, James R. Committee Chair
Blanchard, Benjamin S. Jr. Committee Member
Rappaport, Theodore S. Committee Member
  • Application-specific integrated circuits.
Date of Defense 1994-05-05
Availability restricted
Accurate predict of ASIC power diss ion is possible using VHDL. By using physical data types, timing and power estimations can be based on estimated typical fan-in and fan-out conditions and a pre-characterized circuit library. Actual load conditions can be back annotated to yield actual power dissipation. Methods to determine pattern sensitive and pattern insensitive power diss ion are presented. This approach uses the concept of load ports VHDL to permit self determining load conditions based on historical wiring data for a given technology.

Modeling techniques for VHDL circuit descriptions are developed that allow propagation delay, output rise and fall time, power dissipation be determined from VHDL event simulation. An example of an ALU such as the 74LS181 is presented.

  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
[VT] LD5655.V851_1994.H644.pdf 1.86 Mb 00:08:37 00:04:26 00:03:52 00:01:56 00:00:09
[BTD] next to an author's name indicates that all files or directories associated with their ETD are accessible from the Virginia Tech campus network only.

Browse All Available ETDs by ( Author | Department )

dla home
etds imagebase journals news ereserve special collections
virgnia tech home contact dla university libraries

If you have questions or technical problems, please Contact DLA.