Title page for ETD etd-11292012-040100

Type of Document Master's Thesis
Author Koe, Wern-Yan
URN etd-11292012-040100
Title An investigation of sensitization conditions and test effectiveness for CMOS faults
Degree Master of Science
Department Electrical Engineering
Advisory Committee
Advisor Name Title
Midkiff, Scott F. Committee Chair
Ha, Dong Sam Committee Member
Tront, Joseph G. Committee Member
  • Metal oxide semiconductors - Complementary
Date of Defense 1989-11-15
Availability restricted

Testing of digital circuits ensures functionality and reliability ofthe circuits. Previous research has addressed the inadequacies of conventional test methods based on line stuck-at faults in testing CMOS circuits and has proposed new test methods. In this research, the effectiveness of propagation delay testing for open and short faults and supply current monitoring for short faults is investigated. Representative circuits are modeled and simulated over a wide range of fault severities. Factors, such as circuit and fault features, that affect test effectiveness are evaluated and analyzed. From the results, general conclusions are drawn and future research is proposed.

  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
[VT] LD5655.V855_1989.K635.pdf 4.88 Mb 00:22:36 00:11:37 00:10:10 00:05:05 00:00:26
[BTD] next to an author's name indicates that all files or directories associated with their ETD are accessible from the Virginia Tech campus network only.

Browse All Available ETDs by ( Author | Department )

dla home
etds imagebase journals news ereserve special collections
virgnia tech home contact dla university libraries

If you have questions or technical problems, please Contact DLA.