Title page for ETD etd-71798-84748

Type of Document Master's Thesis
Author Chandrasekhar, Suresh
Author's Email Address suresh@ee.vt.edu
URN etd-71798-84748
Title Partitioning Methods and Algorithms for Configurable Computing Machines
Degree Master of Science
Department Electrical Engineering
Advisory Committee
Advisor Name Title
Jones, Mark T. Committee Chair
Armstrong, James R. Committee Member
Ha, Dong Sam Committee Member
  • Partitioning
  • CCM
  • FPGA
  • Algorithm
Date of Defense 1998-08-05
Availability unrestricted
This thesis addresses the partitioning problem for configurable computing machines. Specifically, this thesis presents algorithms to partition chain-structured task graphs across configurable computing machines. The algorithms give optimal solutions for throughput and total execution time for these problems under constraints on area, pin count, and power consumption. The algorithms provide flexibility for applying these constraints while remaining polynomial in complexity. Proofs of correctness as well as an analysis of runtime complexity are given. Experiments are performed to illustrate the runtime of these algorithms.
  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  suresh2.pdf 634.22 Kb 00:02:56 00:01:30 00:01:19 00:00:39 00:00:03
  suresh_front.pdf 15.70 Kb 00:00:04 00:00:02 00:00:01 < 00:00:01 < 00:00:01
  suresh_title.pdf 2.08 Kb < 00:00:01 < 00:00:01 < 00:00:01 < 00:00:01 < 00:00:01

Browse All Available ETDs by ( Author | Department )

dla home
etds imagebase journals news ereserve special collections
virgnia tech home contact dla university libraries

If you have questions or technical problems, please Contact DLA.