Title page for ETD etd-81197-165134

Type of Document Master's Thesis
Author Sprague, Milo D.
Author's Email Address None@all
URN etd-81197-165134
Title A High Performance DSP Based System Architecture for Motor Drive Control
Degree Master of Science
Department Electrical Engineering
Advisory Committee
Advisor Name Title
Crye, W. R.
Nunnally, Charles E.
Ramu, Krishnan Committee Chair
  • none
Date of Defense 1993-05-01
Availability unrestricted
This paper presents a high speed digital signal processor (DSP) based system architecture for motor drive control. The system achieves fast speed performance by using the 50 MHz TMS320C25 DSP and specialized digital hardware to perform data acquisition and output control tasks usually performed in software. The peripheral hardware has been designed for easy interface to many types of motor drive systems, to make the system generally applicable in the motion control field. The specifications, systematic design, and realization of this general purpose controller are described. Software to support the features of the system is discussed. Experimental results using the proposed system to control a switched reluctance motor drive, both in torque mode and four quadrant speed operation, verify the speed performance of the DSP based system.

  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  THESIS30.PDF 899.73 Kb 00:04:09 00:02:08 00:01:52 00:00:56 00:00:04

Browse All Available ETDs by ( Author | Department )

dla home
etds imagebase journals news ereserve special collections
virgnia tech home contact dla university libraries

If you have questions or technical problems, please Contact DLA.