Type of Document Dissertation Author Lee, Shiyoung Author's Email Address firstname.lastname@example.org URN etd-032499-193702 Title Effects of Input Power Factor Correction on Variable Speed Drive Systems Degree PhD Department Electrical and Computer Engineering Advisory Committee
Advisor Name Title Ramu, Krishnan Committee Chair Chen, Dan Y. Committee Member Kohler, Werner E. Committee Member Rahman, Saifur Committee Member VanLandingham, Hugh F. Committee Member Keywords
- Brushless DC Motor
- C-Dump Converter
- Switched Reluctance Motor
- Loss Model
Date of Defense 1999-02-17 Availability unrestricted AbstractThe use of variable speed drive (VSD) systems in the appliance industry is growing due to emerging high volume of fractional horsepower VSD applications. Almost all of the appliance VSDs have no input power factor correction (PFC) circuits. This results in harmonic pollution of the utility supply which could be avoided.
The impact of the PFC circuit in the overall drive system efficiency, harmonic content, magnitude of the system input current and input power factor is particularly addressed in this dissertation along with the development of analytical methods applicable to the steady-state analysis of input power factor corrected VSD systems.
Three different types of motors - the switched reluctance motor (SRM), permanent magnet brushless dc motor (PMBDC) and dc motor (DCM) are employed in this study. The C-dump converter topology, a single switch per phase converter, is adopted for the prototype SRM- and PMBDC-based VSD systems. The conventional full-bridge converter is used for DCM-based VSD systems. Four-quadrant controllers, utilizing PI speed and current control loops for the PMBDC- and DCM-based VSD system, are developed and their design results are verified with experiment and simulation. A single-quadrant controller with a PI speed feedback loop is employed for the SRM-based VSD system.
The analysis of each type of VSD system includes development of loss models and establishment of proper operational modes. The magnitude of the input current harmonic spectra is measured and compared with and without a front-end PFC converter. One electromagnetic compatibility (EMC) standard, IEC 1000-3-2 which describes the limitation on harmonic current emission is modified for 120V ac system. This modified standard is utilized as the reference to evaluate the measured input current harmonics. The magnitude of input current harmonics for a VSD system are greatly reduced with PFC preregulators. While the input PFC circuit draws a near sinusoidal current from an ac source, it lowers the overall VSD system efficiency and increases cost of the overall system.
Filename Size Approximate Download Time (Hours:Minutes:Seconds)
28.8 Modem 56K Modem ISDN (64 Kb) ISDN (128 Kb) Higher-speed Access 00front.pdf 34.31 Kb 00:00:09 00:00:04 00:00:04 00:00:02 < 00:00:01 01ch1.pdf 64.29 Kb 00:00:17 00:00:09 00:00:08 00:00:04 < 00:00:01 02ch2.pdf 85.50 Kb 00:00:23 00:00:12 00:00:10 00:00:05 < 00:00:01 03ch3.pdf 340.24 Kb 00:01:34 00:00:48 00:00:42 00:00:21 00:00:01 04ch4.pdf 179.15 Kb 00:00:49 00:00:25 00:00:22 00:00:11 < 00:00:01 05ch5.pdf 208.44 Kb 00:00:57 00:00:29 00:00:26 00:00:13 00:00:01 06ch6.pdf 108.47 Kb 00:00:30 00:00:15 00:00:13 00:00:06 < 00:00:01 07ch7.pdf 7.85 Kb 00:00:02 00:00:01 < 00:00:01 < 00:00:01 < 00:00:01 08rear.pdf 30.83 Kb 00:00:08 00:00:04 00:00:03 00:00:01 < 00:00:01
If you have questions or technical problems, please Contact DLA.