Type of Document Dissertation Author Macias, Nicholas J Author's Email Address email@example.com URN etd-05112011-173844 Title Self-Modifying Circuitry for Efficient, Defect-Tolerant Handling of Trillion-element Reconfigurable Devices Degree PhD Department Electrical and Computer Engineering Advisory Committee
Advisor Name Title Athanas, Peter M. Committee Chair Abbott, A. Lynn Committee Member Jones, Alex Committee Member Martin, Thomas L. Committee Member Patterson, Cameron D. Committee Member Keywords
- fault handling
- Avogadro machine
Date of Defense 2011-04-29 Availability unrestricted AbstractAs VLSI circuits continue to have more and more transistors over time, the question of not only how to use, but how to manage the complexity of so many transistors becomes increasingly important. Four hypothesis are given for the design of a system that scales-up as transistors continue to shrink. An architecture is presented that satisfies these hypothesis, and the motivation behind the hypothesis is further explained. The use of this architecture’s
unique features to implement an efficient, defect-tolerant parallel bootstrap system is discussed. A detailed methodology for implementing this system in vivo is described. A sample problem — simulation of heat flow — is presented, and its solution using the proposed architecture is described in detail. A comparison is made between the proposed architecture and a set of contemporary architectures, and the former is shown to have desirable performance in a number of areas. Conclusion are given, and plans for future work are presented.
Filename Size Approximate Download Time (Hours:Minutes:Seconds)
28.8 Modem 56K Modem ISDN (64 Kb) ISDN (128 Kb) Higher-speed Access Macias_NJ_D_2011.pdf 30.00 Mb 02:18:53 01:11:25 01:02:30 00:31:15 00:02:40
If you have questions or technical problems, please Contact DLA.