Type of Document Master's Thesis Author Burnette, David G URN etd-06222010-020057 Title A graphical representation for VHDL models Degree Master of Science Department Electrical Engineering Advisory Committee
Advisor Name Title Armstrong, James R. Committee Chair Ha, Dong Sam Committee Member Tront, Joseph G. Committee Member Keywords
- Electronic circuits
Date of Defense 1988-05-14 Availability restricted AbstractThis paper describes a graphical representation technique for models in VHDL. The graphical representation is an extension of the Process Model Graph described in . The Process Model Graph has representations for concurrent processes and signals. The representation described here, referred to as the Modified Process Model Graph, adds several new constructs to handle more features of VHDL. These new constructs include: variables inside process blocks, a visual notation for sensitivity lists, and a clear visual indication of the interface to an object. A software tool, called VHDLCad* (c)* * , has been developed that uses produces VHDL source code interactively from the graphical representation. The tool allows the user to use pre-defined modules, or create new modules and place them in the library. With the benefit of a graphical representation, a menu-driven system and re-usable code, VHDLCad can improve the productivity of VHDL modelers.
*VHDLCad is a trademark of David G. Burnette.
**Copyright 1988 by David G. Burnette. All rights reserved
Filename Size Approximate Download Time (Hours:Minutes:Seconds)
28.8 Modem 56K Modem ISDN (64 Kb) ISDN (128 Kb) Higher-speed Access LD5655.V855_1988.B8745.pdf 14.80 Mb 01:08:30 00:35:14 00:30:49 00:15:24 00:01:18next to an author's name indicates that all files or directories associated with their ETD are accessible from the Virginia Tech campus network only.
If you have questions or technical problems, please Contact DLA.