Ac-dc Bus-interface Bi-directional Converters in Renewable Energy Systems

Dong Dong

Dissertation submitted to the Faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements for the degree of

Doctor of Philosophy in
Electrical Engineering

Dushan Boroyevich
Fred C. Lee
Paolo Mattavelli
Jaime De La Ree Lopez
John J. Lesko

July 25, 2012
Blacksburg, Virginia

Keywords: grid-interface power converter, residential dc distribution systems, passive filters, grid-synchronization, islanding detection
Ac-dc Bus-interface Bi-directional Converters in Renewable Energy Systems

Dong Dong

Abstract

This dissertation covers several issues related to the ac-dc bus-interface bi-directional converters in renewable energy systems.

The dissertation explores a dc-electronic distribution system for residential and commercial applications with a focus on the design of an ac-dc bi-directional converter for such application. This converter is named as the “Energy Control Center” due to its unique role in the system. First, the impact of the unbalanced power from the ac grid, especially the single-phase grid, on the dc system operation is analyzed. Then, a simple ac-dc two-stage topology and an advanced digital control system is proposed with a detailed design procedure. The proposed converter system significantly reduces the dc-link capacitor volume and achieves a dynamics-decoupling operation between the interfaced systems. The total volume of the two-stage topology can be reduced by up to three times compared with the typical design of a full-bridge converter. In addition, film capacitors can be used instead of electrolytic capacitors in the system, and thus the whole system reliability is improved.

A set of ac passive plus active filter solutions is proposed for the ac-dc bus-interface converter which significantly reduces the total power filter volume but still eliminate the total leakage current and the common-mode conducted EMI noises by more than 90%. The dc-side low-frequency CM voltage ripple generated by the unbalanced ac voltages can be eliminated as well. The proposed solution features a high reliability and fits three types of the prevalent low-voltage ac distribution systems.

Grid synchronization, a critical interface control in ac-dc bus-interface converters, is discussed in detail. First, a novel single-phase grid synchronization solution is proposed to achieve the rejection of multiple noises as well as the capability to track the ac voltage
amplitude. Then, a comprehensive modeling methodology of the grid synchronization for three-phase system is proposed to explain the output frequency behaviors of grid-interface power converters at the weak grid, at the islanded condition, and at the multi-converter condition. The proposed models provide a strong tool to predict the grid synchronization instabilities raised from industries under many operating conditions, which is critical in future more-distributed-generation power systems.

Islanding detection issues in ac-dc bus-interface converters are discussed in detail. More than five frequency-based islanding detection algorithms are proposed. These solutions achieve different performances and are suitable for different applications, which are advantageous over existing solutions. More importantly, the detailed modeling, trade-off analysis, and design procedures are given to help completely understand the principles. In the end, the effectiveness of the proposed solutions in a multiple-converter system are analyzed. The results drawn from the discussion can help engineers to evaluate other existing solutions as well.
Acknowledgements

I would like to express my sincere gratitude to my advisor Dr. Dushan Boroyevich, who gave me this great opportunity to do research and guided me to the field of power electronics. It is hardly to imagine that I didn’t know Buck and Boost when I first started my master program five years ago. His profound knowledge, masterly creative thinking, and encouragement have been the source of inspiration through the course of the work and will be consistently inspiring me in the pursuit of my future career.

I wish to thank my professor Dr. Fred C. Lee for his inspiring guidance and encouragement through the project I had and Dr. Paolo Mattavelli for his instructions in many aspects and the creative ideas. I would like to also thank my committee members, Dr. De La Ree, who provided valuable comments and knowledge in power system, and Dr. John Lesko, who gave me lots of support and encouragement during my both master and doctorate study here.

I would like to also thank Dr. Rolando Burgos for giving me help and guidance in my toughest time, and Dr. Fred Wang for giving the support and encouragement in my early study in Blacksburg.

I would like to thank all of my fellows in CPES. Their help, mentorship, and friendship provided a base for the accomplishment of this work. I must mention some of those who made valuable input to my work. They are Dr. Tim Thacker, Dr. Rixin Lai, Dr. Di Zhang, Dr. Puqi Ning, Dr. Carson Baisden, Dr. Sara Ahmed, Dr. Jerry Francis, Dr. Fang Luo, Dr. Jin Li, Dr. Dong Jiang, Dr. Ruxi Wang, Mr. Igor Cvetkovic, Mr. Bo Wen, Mr. Zhiyu Shen, Mr. Zheng Chen, Mr. Xuning Zhang, Mr. Jing Xue, Mr. Wei Zhang, Mr. Jiang Li, Mr. Marko Jaksic, Mr. Milisav Danilovic, and Mr. Hemant Bishnoi.

I would like to thank all the other CPES students who made me enjoying the life here. Although it is not a complete list, I would like to mention: Dr. Luis Arnedo, Dr. Pengju Kong, Dr. Qiang Li, Dr. Xiao Cao, Dr. David Reusch, Dr. Dianbo Fu, Dr. Jian Li, Mr. Zijian Wang, Mr. Pengjie Lai, Mr. Qian Li, Mr. Daocheng Huang, Mr. Feng Yu, Mr. Haoran Wu, Ms. Zhuxian Xu, Mr. Mingkai Mu, Mr. Weiyi Feng, Mr. Yang Jiao, Mr. Shuiling Tian, Ms. Ying Lu, Mr. Chanwit Prasantanakorn, Mr. Zheyuan Tan, Mr. Yingyi
Yan, Mr. Shu Ji, Mr. Yipeng Su, Mr. Zhemin Zhang, Mr. Bo Zhou, and Mr. Lingxiao Xue. I cherish the wonderful time together and the great friendship.

I would like to thank the administrative staff members, Ms. Marianne Hawthorne, Ms. Teresa Shaw, Ms. Trish Rose, Ms. Linda Long, Ms. Linda Gallagher, Mr. Douglas Sterk, and Mr. David Gilham for their support and help over the past five years.

With much love and gratitude, I want to thank my parents for their endless love, encouragement, and support throughout twenty years of school. Thank you for educating me since a very early stage of my life to be a person with a brave heart and a determined mind that help me through all the tough times. I am so proud of being your son!

Finally and most importantly, I must thank my wife Yi Li, whom I love deeply. Thank you for being with me in Blacksburg, sharing laughter and sadness with me. You are my external source of inspiration in every aspect and every moment of my life.

I am sure I have missed my appreciation to many other people. To you all, thank you so much!

All photos in this dissertation are taken by author
# Table of Contents

Chapter 1. Introduction

1.1. Background

1.1.1. Electrical Energy

1.1.2. Electric Power System

1.1.3. Technology Trend in EPS

1.2. Dissertation Motivations and Objective

1.2.1. Challenges to Electric Power System

1.2.2. Challenges of Bi-directional Power Electronic Converters in Power Distribution System

1.2.3. Challenges in the System Interface Design

1.3. Literature Review

1.3.1. Residential Dc Distribution System

1.3.2. Bus-interface Bi-directional Converter

1.3.3. Power Filter Design for System-interface

1.3.4. Grid Synchronization and its Stability

1.3.5. Islanding Detection

1.4. Research Scope and Outline

Chapter 2. Single-phase Energy Control Center Converters

2.1. Nano-grid, Energy Control Center

2.2. ECC Converter Topology

2.3. ECC Converter for Single-phase Utility and Dc Nano-grid

2.3.1. Impact of Ripple Power on Dc Nano-grid

2.3.2. High-density ECC Converter for Single-phase Ac-Dc Bus-interface
### Table of Contents

2.3.3. Bi-directional Control System ........................................... 40
2.3.4. Volume Comparison and Hardware Development ................. 47
2.3.5. Experimental Evaluation ................................................. 49
2.3.6. Conclusion .................................................................. 52

Chapter 3. Design and Optimization of Power Filters for Ac-dc Bus-interface Converters .................................................. 54

3.1. Power Quality issue and Current Technologies ....................... 54
3.1.1. Power Quality and its Standard ......................................... 54
3.1.2. Ac Low-voltage Distribution Practice ............................... 57
3.2. High-frequency Leakage Current Reduction using Passive Filter 59
3.2.1. Leakage Current Issue in Single-phase System .................... 59
3.2.2. High-frequency Leakage Current Analysis in Split-phase Single-phase Systems .................................................. 62
3.2.3. Proposed Modified Ac L-C-L Passive Filter Solution .......... 68
3.2.4. High-frequency Leakage Current Reduction in Asymmetrical Single-phase Systems .................................................. 76
3.2.5. High-frequency Leakage Current Reduction in Three-phase Systems ............................................................... 78
3.2.6. Conclusion .................................................................. 83
3.3. Low-frequency Dc-side CM Voltage Ripple Reduction using Active Control .................................................. 83
3.3.1. Active Control System Analysis in Split-phase Single-phase Systems ............................................................... 83
3.3.2. Low-frequency Dc-side CM Voltage Ripple Reduction in Three-phase Systems .................................................. 93
3.3.3. Low-frequency Dc-side CM Voltage Ripple Reduction in Asymmetrical Single-phase Systems .......................... 95
3.3.4. Conclusion .................................................................. 96
3.4. EMI Attenuation in Bus-interface Bi-directional Converter System .................................................. 96
### 3.4.1. Introduction

3.4.2. Grounding Capacitor Impact in EMI Filter Design on Both-sides

3.4.3. Floating Filter in Bi-directional Converter System

3.4.4. EMI Filter Implementation and the Noise Measurement

3.4.5. Conclusion

<table>
<thead>
<tr>
<th>Chapter 4. Modeling of Grid Synchronization in Ac-dc Bus-interface Converters</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.1. Single-Phase Phase Locked Loop System</td>
</tr>
<tr>
<td>4.1.1. Introduction</td>
</tr>
<tr>
<td>4.1.2. Proposed PLL System and Analysis</td>
</tr>
<tr>
<td>4.1.3. PLL Modeling and Design</td>
</tr>
<tr>
<td>4.1.4. Dc-offset and Input Harmonics Noise Rejection</td>
</tr>
<tr>
<td>4.1.5. Experimental Evaluation</td>
</tr>
<tr>
<td>4.1.6. Conclusion</td>
</tr>
<tr>
<td>4.2. Grid Synchronization Behavior and its Stability</td>
</tr>
<tr>
<td>4.2.1. Introduction</td>
</tr>
<tr>
<td>4.2.2. Modeling of Grid Synchronization in General Conditions</td>
</tr>
<tr>
<td>4.2.3. Modeling of Grid Synchronization at Islanded Conditions</td>
</tr>
<tr>
<td>4.2.4. Low-frequency Small-signal Analysis of Grid Synchronization</td>
</tr>
<tr>
<td>4.3. Grid Synchronization Modeling for Multi-Converter Condition</td>
</tr>
<tr>
<td>4.3.1. Introduction</td>
</tr>
<tr>
<td>4.3.2. Multiple-converter System at Islanded Conditions</td>
</tr>
<tr>
<td>4.3.3. Multiple-converter System at Weak Grid Conditions</td>
</tr>
<tr>
<td>4.3.4. Conclusion</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Chapter 5. Islanding Detection Algorithms in Ac-dc Bus-interface Converters</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.1. Introduction</td>
</tr>
</tbody>
</table>

viii
<table>
<thead>
<tr>
<th>Chapter 5</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.2</td>
<td>Islanding Detection based on Large-signal Stability</td>
<td>199</td>
</tr>
<tr>
<td>5.2.1</td>
<td>First PLL-based islanding Detection Method</td>
<td>199</td>
</tr>
<tr>
<td>5.2.2</td>
<td>Second PLL-based Islanding Detection Method</td>
<td>206</td>
</tr>
<tr>
<td>5.2.3</td>
<td>Experimental Evaluation</td>
<td>208</td>
</tr>
<tr>
<td>5.2.4</td>
<td>Conclusion</td>
<td>209</td>
</tr>
<tr>
<td>5.3</td>
<td>Islanding Detection based on Small-signal Stability</td>
<td>210</td>
</tr>
<tr>
<td>5.3.1</td>
<td>Third PLL-based Islanding-detection Method</td>
<td>210</td>
</tr>
<tr>
<td>5.3.2</td>
<td>Fourth and Fifth PLL-based Islanding-detection Methods</td>
<td>218</td>
</tr>
<tr>
<td>5.3.3</td>
<td>Experimental Evaluation</td>
<td>221</td>
</tr>
<tr>
<td>5.3.4</td>
<td>Conclusion</td>
<td>222</td>
</tr>
<tr>
<td>5.4</td>
<td>Evaluation for Multi-converter conditions</td>
<td>223</td>
</tr>
<tr>
<td>5.4.1</td>
<td>Introduction</td>
<td>223</td>
</tr>
<tr>
<td>5.4.2</td>
<td>Islanding Detection Performance Evaluation</td>
<td>223</td>
</tr>
<tr>
<td>5.4.3</td>
<td>Conclusion</td>
<td>227</td>
</tr>
<tr>
<td>Chapter 6</td>
<td>Conclusions and Future Work</td>
<td>228</td>
</tr>
<tr>
<td>6.1</td>
<td>Summary</td>
<td>228</td>
</tr>
<tr>
<td>6.2</td>
<td>Conclusions</td>
<td>230</td>
</tr>
<tr>
<td>6.3</td>
<td>Future Work</td>
<td>231</td>
</tr>
<tr>
<td>Appendix</td>
<td></td>
<td>232</td>
</tr>
<tr>
<td>A.1</td>
<td>Controller Parameters</td>
<td>232</td>
</tr>
<tr>
<td>A.2</td>
<td>Derivation of Volt-second</td>
<td>232</td>
</tr>
<tr>
<td>A.3</td>
<td>Simulation for Grid-synchronization Study</td>
<td>233</td>
</tr>
<tr>
<td>List of References</td>
<td></td>
<td>235</td>
</tr>
</tbody>
</table>
## List of Figures

<table>
<thead>
<tr>
<th>Fig.</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>Illustration of electric power system</td>
<td>2</td>
</tr>
<tr>
<td>1.2</td>
<td>Configurations of energy storage devices: a) directly tied to dc-bus, b) tied to intermediate dc-link, c) tied to dc-bus via charger.</td>
<td>10</td>
</tr>
<tr>
<td>1.3</td>
<td>Illustration of NDZ</td>
<td>15</td>
</tr>
<tr>
<td>2.1</td>
<td>Concept of &quot;smart-grid&quot;</td>
<td>20</td>
</tr>
<tr>
<td>2.2</td>
<td>Inter-grid and ECC Converters</td>
<td>22</td>
</tr>
<tr>
<td>2.3</td>
<td>Structure of dc nano-grid in home</td>
<td>24</td>
</tr>
<tr>
<td>2.4</td>
<td>Two-level VSC</td>
<td>26</td>
</tr>
<tr>
<td>2.5</td>
<td>Three-level boost rectifier</td>
<td>26</td>
</tr>
<tr>
<td>2.6</td>
<td>Three-level neutral point clamp (NPC) converter</td>
<td>26</td>
</tr>
<tr>
<td>2.7</td>
<td>Three-level active neutral point clamp (ANPC) Converter</td>
<td>26</td>
</tr>
<tr>
<td>2.8</td>
<td>Cascaded modular multi-level converter (MMC)</td>
<td>27</td>
</tr>
<tr>
<td>2.9</td>
<td>Cascaded modular multi-level converter</td>
<td>27</td>
</tr>
<tr>
<td>2.10</td>
<td>Ac-ac transformerless ECC</td>
<td>27</td>
</tr>
<tr>
<td>2.11</td>
<td>Dc-ac transformerless ECC</td>
<td>27</td>
</tr>
<tr>
<td>2.12</td>
<td>Bi-directional buck converter</td>
<td>28</td>
</tr>
<tr>
<td>2.13</td>
<td>Three-phase interleaved buck converter</td>
<td>28</td>
</tr>
<tr>
<td>2.14</td>
<td>Two-level full-bridge dc-dc converter</td>
<td>28</td>
</tr>
<tr>
<td>2.15</td>
<td>Example of dc source converters with droop control</td>
<td>29</td>
</tr>
<tr>
<td>2.16</td>
<td>ECC converter dc-side output V-I operation curve</td>
<td>30</td>
</tr>
<tr>
<td>2.17</td>
<td>Single-phase full-bridge converter</td>
<td>30</td>
</tr>
<tr>
<td>2.18</td>
<td>Bi-directional charger (BDC) regulates dc-bus voltage and ECC operates in current limiting mode</td>
<td>33</td>
</tr>
<tr>
<td>2.19</td>
<td>Ripple current [1 A/DIV] flowing to battery charger due to ripple power</td>
<td>33</td>
</tr>
<tr>
<td>2.20</td>
<td>Two-stage bi-directional single-phase PWM converter</td>
<td>34</td>
</tr>
<tr>
<td>2.21</td>
<td>Average current $i_c$ flowing to $C_{dc}$ under different $C_{dc}$</td>
<td>37</td>
</tr>
<tr>
<td>2.22</td>
<td>Average current flowing to $C_{dc}$ under different $V_{av}$</td>
<td>37</td>
</tr>
<tr>
<td>2.23</td>
<td>Input impedance of 2nd stage $Z_{in}$ and impedance of $C_{dc}$ under 1.1 mF and 200 uF cases</td>
<td>38</td>
</tr>
<tr>
<td>2.24</td>
<td>Routes of ac-side high-frequency noise $i_{hs}$</td>
<td>38</td>
</tr>
<tr>
<td>2.25</td>
<td>$\nu_{dc_{max}}$ and $\nu_{dc_{min}}$ in relationship with $C_{dc}$ and $V_{av}$</td>
<td>39</td>
</tr>
<tr>
<td>2.26</td>
<td>Minimum point of the dc-link capacitor $C_{dc}$</td>
<td>39</td>
</tr>
<tr>
<td>2.27</td>
<td>Proposed bi-directional control structure</td>
<td>40</td>
</tr>
<tr>
<td>2.28</td>
<td>Transfer-function block diagram of ECC control system</td>
<td>41</td>
</tr>
<tr>
<td>2.29</td>
<td>Control-to-output small-signal model for 2nd stage</td>
<td>43</td>
</tr>
<tr>
<td>2.30</td>
<td>Output voltage without a resonant controller $R$</td>
<td>44</td>
</tr>
<tr>
<td>2.31</td>
<td>Output voltage with a resonant controller $R$</td>
<td>44</td>
</tr>
</tbody>
</table>
Fig. 2.32: Ac current without a notch filter ................................................................. 45
Fig. 2.33: Ac current with a notch filter ........................................................................ 45
Fig. 2.34: Simplified ac current loop ............................................................................ 46
Fig. 2.35: Simplified ac current loop with disturbance rejection .............................. 46
Fig. 2.36: Simulation system setup .............................................................................. 46
Fig. 2.37: Simulation of mode transition ..................................................................... 47
Fig. 2.38: 10 kW ECC converter prototype ................................................................. 49
Fig. 2.39: System test setup ......................................................................................... 49
Fig. 2.40: Dc nano-grid testbed setup ........................................................................... 50
Fig. 2.41: 9 kW rectifier mode test. $V_{ac}$ (green) [200V/DIV], $I_{ac}$ (blue) [50A/DIV], $V_{dc}$ (purple) [200V/DIV], $V_o$ (orange) [200V/DIV] ............................................................................... 51
Fig. 2.42: 9 kW regenerative mode test. $V_{ac}$ (green) [200V/DIV], $I_{ac}$ (blue) [50A/DIV], $V_{dc}$ (purple) [200V/DIV], $V_o$ (orange) [200V/DIV] ............................................................................... 51
Fig. 2.43: 6 kW rectifier mode test. $V_{ac}$ (green) [200V/DIV], $I_{ac}$ (blue) [50A/DIV], $V_{dc}$ (purple) [200V/DIV], $V_o$ (orange) [5V/DIV] ............................................................................... 51
Fig. 2.44: 9 kW rectifier mode test. $V_{ac}$ (green) [200V/DIV], $I_{ac}$ (blue) [10A/DIV], $V_{dc}$ (purple) [20V/DIV], $V_o$ (orange) [20V/DIV] .............................................................................. 51
Fig. 2.45: 6 kW rectifier mode test. $V_{ac}$ (green) [200V/DIV], $I_{ac}$ (blue) [50A/DIV], $V_{dc}$ (purple) [200V/DIV], $V_o$ (orange) [5V/DIV] ............................................................................... 51
Fig. 2.46: 6 kW rectifier mode test. $V_{ac}$ (green) [200V/DIV], $I_{ac}$ (blue) [50A/DIV], $V_{dc}$ (purple) [200V/DIV], $V_o$ (orange) [5V/DIV] ............................................................................... 51
Fig. 2.47: 6 kW rectifier mode test. $V_{ac}$ (green) [200V/DIV], $I_{ac}$ (blue) [50A/DIV], $V_{dc}$ (purple) [200V/DIV], $V_o$ (orange) [5V/DIV] ............................................................................... 52
Fig. 2.48: 6 kW rectifier mode test. $V_{ac}$ (green) [200V/DIV], $I_{ac}$ (blue) [50A/DIV], $V_{dc}$ (purple) [200V/DIV], $V_o$ (orange) [5V/DIV] ............................................................................... 52
Fig. 2.49: 3 kW rectifier mode test. $V_{ac}$ [500V/DIV], $I_{ac}$ (blue) [50A/DIV], $V_{dc}$ (purple) [100V/DIV], $V_o$ (orange) [20V/DIV] ............................................................................... 52
Fig. 3.1: Some utility voltage waveforms related to the power quality ...................... 55
Fig. 3.2: Low-voltage distribution system in North America ..................................... 58
Fig. 3.3: Low-voltage distribution system in Europe and China ............................ 58
Fig. 3.4: Split-phase single-phase system .............................................................. 58
Fig. 3.5: Asymmetrical single-phase system ............................................................ 58
Fig. 3.6: Three-phase system ................................................................................. 58
Fig. 3.7: H5 inverter ................................................................................................. 61
Fig. 3.8: HERIC inverter ....................................................................................... 61
Fig. 3.9: FB-DCBP inverter .................................................................................... 61
Fig. 3.10: FB-ZVR inverter ............................................................................... 61
Fig. 3.11: Full-bridge inverter interconnected with grid ................................................. 62
Fig. 3.12: Terminal voltage of each phase-leg, DM and CM voltage ................................ 63
Fig. 3.13: Spectrum of DM noise ..................................................................................... 64
Fig. 3.14: Spectrum of CM noise ..................................................................................... 64
Fig. 3.15: Equivalent circuit of full-bridge converter ...................................................... 65
Fig. 3.16: Simplified equivalent circuit of full-bridge converter ...................................... 65
Fig. 3.17: Equivalent circuit of full-bridge inverter ......................................................... 66
Fig. 3.18: CM equivalent circuit of full-bridge converter .................................................. 66
Fig. 3.19: CM voltage of negative dc-rail $v_{dc,N}$ in simulation using an asymmetrical L-C-L harmonic filter 67
Fig. 3.20: CM voltage of negative dc-rail $v_{dc,N}$ in simulation using a symmetrical L-C-L harmonics filter 67
Fig. 3.21: Proposed full-bridge inverter ......................................................................... 68
Fig. 3.22: Equivalent circuit of the modified full-bridge converter ................................... 69
Fig. 3.23: Simplified equivalent circuit of the modified full-bridge converter ....................... 69
Fig. 3.24: CM equivalent circuit of the modified full-bridge converter .............................. 69
Fig. 3.25: CM voltage of negative dc-rail $v_{dc,N}$ in simulation by using the proposed full-bridge topology 69
Fig. 3.26: Leakage current level by using the typical LCL filter (upper waveform, [5A/DIV]) and the modified filter (lower waveform, [5mA/DIV]) .............................................................. 73
Fig. 3.27: AC CM choke and AC DM capacitors ............................................................ 74
Fig. 3.28: $v_{dc,N}$ [100V/DIV] without the proposed ac filter .............................................. 74
Fig. 3.29: $v_{dc,N}$ [100V/DIV] with the proposed ac filter .................................................. 74
Fig. 3.30: $I_d$ that flows through the split dc-link capacitors. $I_d$ (blue) [2A/DIV], $V_{dc}$ (green) [500V/DIV] .......................... 75
Fig. 3.31: Spectrum of $v_{dc,N}$ with (red) and without (blue) the proposed ac filter structure ....................................................... 75
Fig. 3.32: Full-bridge inverter connected to single-phase system with asymmetrical grounding scheme .................................................. 76
Fig. 3.33: CM voltage of negative dc-rail $v_{dc,N}$ in simulation using the proposed full-bridge topology under asymmetrical ac ground scheme ............................................................... 77
Fig. 3.34: Proposed ac filter for dc leakage current reduction without split dc-link capacitor .................................................. 77
Fig. 3.35: CM voltage of negative dc-rail $v_{dc,N}$ (purple) [100V/DIV] and ac current $I_{ac}$ (blue) [50A/DIV] using the proposed full-bridge topology under asymmetrical ac ground scheme ........................................... 78
Fig. 3.36: Two-level three-phase voltage source converter .................................................. 78
Fig. 3.37: CM equivalent circuit of the three-phase ECC .................................................. 78
Fig. 3.38: Continuous SVM (SVPWM) ............................................................................. 79
Fig. 3.39: Discontinuous SVM (DPWM) .......................................................................... 79
Fig. 3.40: Negative dc-rail CM voltage $v_{dc,N}$ of three-phase ECC converter ..................... 80
Fig. 3.41: Three-phase ECC Converter with the proposed filter structure .......................... 80
Fig. 3.42: CM equivalent circuit with the modified ac filter ............................................. 81
Fig. 3.43: Negative dc-rail CM voltage $v_{dc,N}$ [250V/DIV] with the modified ac filter structure using DPWM modulation .................................................................................................................. 82
Fig. 3.44: Negative dc-rail CM voltage $v_{dc,N}$ [250V/DIV] with the modified ac filter structure using carrier-based without CM injection modulation ................................................. 82
Fig. 3.45: Proposed low-frequency dc CM voltage modulation scheme and controller ................................................. 84
Fig. 3.46: State feedback control block diagram ................................................................................................. 86
Fig. 3.47: Transient period simulation waveform of $v_{dc,N}$ when the CM controller is initiated, $v_{dc,N}$ (orange) [25V/DIV], $d_{CM}$ (blue) [50m/DIV] .................................................................................. 87
Fig. 3.48: $v_{dc,N}$ (magenta) [25V/DIV] without the proposed controller .......................................................... 87
Fig. 3.49: $v_{dc,N}$ (magenta) [25V/DIV] with the proposed controller .......................................................... 87
Fig. 3.50: Volt-second generated by CM terminal voltage ........................................................................... 87
Fig. 3.51: $V_{CM}$ when ac current is zero-crossing ..................................................................................... 89
Fig. 3.52: $V_{CM}$ when dc-link voltage reaches the peak value ............................................................... 89
Fig. 3.53: Designed CM choke with air gap ............................................................................................. 90
Fig. 3.54: Impedance measurement of fabricated $L_{CM}$ ....................................................................... 91
Fig. 3.55: Grid-connected ac power regulation without the proposed CM voltage control. Negative dc-rail CM voltage $v_{dc,N}$ (green) [50V/DIV], Grid voltage $V_{ac}$ (orange) [500V/DIV], Ac current $I_{ac}$ (blue) [50A/DIV] .................................................... 92
Fig. 3.56: Grid-connected ac power regulation with the proposed CM voltage control. Negative dc-rail CM voltage $v_{dc,N}$ (green) [50V/DIV], Grid voltage $V_{ac}$ (orange) [500V/DIV], Ac current $I_{ac}$ (blue) [50A/DIV] 92
Fig. 3.57: Positive and Negative dc-rail CM voltage of 380 V dc-bus [100V/DIV] without the proposed active controller ........................................................................................................ 92
Fig. 3.58: Positive and Negative dc-rail CM voltage of 380 V dc-bus [100V/DIV] with the proposed active controller ........................................................................................................ 92
Fig. 3.59: Current flowing into the mid-point of dc-link $i_c$ (blue) [2A/DIV], Grid voltage $V_{ac}$ (green) [500V/DIV] ............................................................................................................. 93
Fig. 3.60: Negative dc-rail CM voltage under balanced input condition. Top waveforms show three-phase inductor current (upper waveform) [20A/DIV], and bottom waveform shows the negative dc-rail CM voltage $v_{dc,N}$ [10V/DIV] ............................................................................................................. 94
Fig. 3.61: Negative dc-rail CM voltage under unbalanced input condition. Top waveforms show three-phase input voltage (upper waveform) [100V/DIV], and bottom waveform shows the negative dc-rail CM voltage $v_{dc,N}$ [25V/DIV] ............................................................................................................. 94
Fig. 3.62: Open-loop PQ control with proposed CM voltage control .......................................................... 94
Fig. 3.63: Negative dc-rail CM voltage under balanced input condition with proposed control. Top waveforms show three-phase inductor current (upper waveform) [20A/DIV], and bottom waveform shows the negative dc-rail CM voltage $v_{dc,N}$ [10V/DIV] ............................................................................................................. 95
Fig. 3.64: Negative dc-rail CM voltage under balanced input condition with proposed control. Top waveforms show three-phase input voltage (upper waveform) [100V/DIV], and bottom waveform shows the negative dc-rail CM voltage $v_{dc,N}$ [25V/DIV] ............................................................................................................. 95

xiii
Fig. 3.65: Two-stage approach with both ac, dc CM decoupled operation; the first-stage can be either single or three-phase VSC. .........................................................................................................................96
Fig. 3.66: A system with power electronics ........................................................................................................................96
Fig. 3.67: Ac-side EMI measurement in PFC system...........................................................................................................99
Fig. 3.68: Dc-side EMI measurement in dc-fed motor drives ..................................................................................................97
Fig. 3.69: Dc-side EMI measurement using one LISN in bus-interface bi-directional converter .................................98
Fig. 3.70: Dc-side EMI measurement using two LISNs in bus-interface bi-directional converter ..................99
Fig. 3.71: EMI filter in single-phase ECC converter ...........................................................................................................99
Fig. 3.72: CM equivalent circuit of voltage-source converter system ...................................................................................99
Fig. 3.73: CM equivalent circuit with DC and AC CM filter ...............................................................................................99
Fig. 3.74: CM equivalent with a normal ac filter................................................................................................................101
Fig. 3.75: CM equivalent with a floating filter ..................................................................................................................101
Fig. 3.76: CM equivalent circuit with major components parasites ..................................................................................102
Fig. 3.77: Simulation results of in-circuit attenuation ($i_{CM}/V_{CM}$): purple waveform is $i_{CM}/V_{CM}$ blue waveform is $i_{CM}/V_{CM}$ .........................................................................................................................103
Fig. 3.78: Insertion gain ($i_{CM}/i_{CM}$) achieved by the floating filter .................................................................................103
Fig. 3.79: CM equivalent circuit by considering the stray capacitor between device and ground ...103
Fig. 3.80: Simplified CM equivalent circuit by considering the stray capacitor between device and ground ...............104
Fig. 3.81: In-circuit attenuation of $i_{CM}$: maroon color is result without $Z_{dc}$; purple and blue plots are the results with (50 pF $Z_{s}$ 1 nF $Z_{dc}$) and (50 pF $Z_{s}$ 2 nF $Z_{dc}$), respectively ........................................104
Fig. 3.82: Attenuation improvement by floating filter: maroon color is result without $Z_{s}$; purple and blue plots are the results with (50 pF $Z_{s}$ 1 nF $Z_{dc}$) and (50 pF $Z_{s}$ 2 nF $Z_{dc}$), respectively ..................................................104
Fig. 3.83: CM equivalent circuit for dc-side CM noise measurement .................................................................................105
Fig. 3.84: In-circuit attenuation of CM noise ($i_{CM}/V_{CM}$) with (purple) and without (blue) the floating filter .................106
Fig. 3.85: EMI measurement setup .................................................................................................................................106
Fig. 3.86: Ac-side CM noise measurement with (red) and without (blue) the floating filter when heatsink is floated ........................................................................................................................................107
Fig. 3.87: Ac-side CM noise measurement with (red) and without (blue) the floating filter when heatsink is grounded ........................................................................................................................................107
Fig. 3.88: Ac-side CM noise measurement results with floating filter (grey) and result by adding additional 1.5 nF grounding capacitor on dc-link (black) ..............................................................................107
Fig. 3.89: AC-side converter filter structure ..........................................................................................................................108
Fig. 3.90: AC-side total EMI noise measurement ..............................................................................................................109
Fig. 3.91: Dc-side converter filter structure .......................................................................................................................110
Fig. 3.92: Terminal voltage noise of the second-stage converter, $V_{aDM}$ ..............................................................................111
Fig. 3.93: Converter output impedance with (purple) and without (blue) the damping resistor...........111
Fig. 3.94: Dc-side CM EMI noise with (black) and without (grey) the floating filter.......................112
Fig. 3.95: Dc-side total EMI noise measurement result..............................................................112
Fig. 3.96: Ac-dc bus-interface bi-directional converter system....................................................113
Fig. 3.97: Physical layout and the major components of the converter.........................................113
Fig. 3.98: Complete diagram of a single-phase ac-dc bus-interface bi-directional converter system .....114
Fig. 4.1: Typical PLL structure......................................................................................................117
Fig. 4.2: ZCD Time Delay .............................................................................................................118
Fig. 4.3: Generic structure of single-phase DQ frame PLL .............................................................119
Fig. 4.4: Typical mixer PD type single-phase PLL (T-PD PLL).......................................................119
Fig. 4.5: Output of T-PD PLL when input voltage drops from 240 V rms to 120 V rms .................120
Fig. 4.6: Modified mixer PD type single-phase PLL (M-PD PLL)....................................................120
Fig. 4.7: Output of M-PD PLL when input voltage drops from 240 V rms to 120 V rms .................121
Fig. 4.8: Proposed single-phase PLL with peak voltage detection................................................122
Fig. 4.9: Normalization of the proposed single-phase PLL ............................................................123
Fig. 4.10: Output of proposed PLL when input voltage drops from 240 V rms to 120 V rms ...........124
Fig. 4.11: Phase feedback model for PLL system ..........................................................................125
Fig. 4.12: Frequency feedback model for PLL system .................................................................125
Fig. 4.13: State-feedback model for peak voltage detection loop................................................126
Fig. 4.14: Bode-plot of compensated voltage loop open-loop gain .............................................127
Fig. 4.15: One rad phase jump response of the proposed PLL (grey) and the mathematics model (black).128
Fig. 4.16: 1 Hz step response of the proposed PLL (grey) and the mathematics model (black) ........128
Fig. 4.17: 240 V rms to 120 V rms step response of the peak voltage detection loop (black) and the closed-loop model (grey) ..................................................................................128
Fig. 4.18: Proposed PLL with dc-offset rejection.........................................................................129
Fig. 4.19: PLL comparison between proposed PLL with (black), and without (grey) dc-offset rejection with 1% dc-offset .................................................................................130
Fig. 4.20: Output of M-PD PLL (grey) and P-PD PLL (black) under the 5% third harmonics injection....131
Fig. 4.21: P-PD PLL peak voltage $V_{pk}$ with the 5% third harmonics injection..............................131
Fig. 4.22: Full-bridge converter with ac current control and PLL ..................................................132
Fig. 4.23: Proposed PLL frequency output $\omega_c$ [3Hz/DIV] and peak voltage output $V_{pk}$ [150V/DIV] with 50% input voltage $V_{grid}$ sag [500V/DIV] ................................................................................133
Fig. 4.24: Proposed PLL and M-PD PLL frequency output $\omega_c$ with 50% input voltage $V_{grid}$ sag [200V/DIV] ........................................................................................................133
Fig. 4.25: Proposed PLL and T-PD PLL frequency output $\omega_c$ with 50% input voltage $V_{grid}$ sag [200V/DIV] ........................................................................................................133
Dong Dong

List of Figures

Fig. 4.26: 1 Hz step response of the proposed PLL output frequency $\omega_C [1.5Hz/DIV]$ and the input voltage $V_{grid} [500V/DIV]$ .................................................................134
Fig. 4.27: One rad phase jump response of the proposed PLL output frequency $\omega_C [3Hz/DIV]$ and the input voltage $V_{grid} [500V/DIV]$ .................................................................134
Fig. 4.28: Output ripple of T-PD PLL [1.5Hz/DIV] and M-PD PLL [1.5Hz/DIV] under 70% clipped sinusoid input $V_{grid} [500V/DIV]$ .................................................................134
Fig. 4.29: Output ripple of M-PD PLL [1.5Hz/DIV] and the proposed PLL [1.5Hz/DIV] under 70% clipped sinusoid input $V_{grid} [500V/DIV]$ .................................................................134
Fig. 4.30: Three-phase grid-interface converter system with PLL .........................................................137
Fig. 4.31: Positive sequence detection (PSD) block ...........................................................................137
Fig. 4.32: Synchronous reference frame PLL .....................................................................................138
Fig. 4.33: Linearized PLL model .........................................................................................................138
Fig. 4.34: One-line circuit of the converter system ..............................................................................139
Fig. 4.35: System when only grid is considered ..................................................................................140
Fig. 4.36: System when only converter is considered ..........................................................................140
Fig. 4.37: System when effects of the grid and converter are considered ..........................................140
Fig. 4.38: PLL system by considering system operation .......................................................................141
Fig. 4.39: Proposed quasi-static PLL model .......................................................................................142
Fig. 4.40: Trigonometric PD output ....................................................................................................144
Fig. 4.41: Switching converter simulation results $\omega_C$ (purple) [5 Hz/DIV], one phase current $i_a$ (blue) [25A/DIV], and proposed PLL model output $\omega_C$ (dark blue) ...........................................145
Fig. 4.42: Switching converter simulation results $\omega_C$ (purple) [5 Hz/DIV], one phase current $i_a$ (blue) [25A/DIV], and proposed PLL model output $\omega_C$ (dark blue) ...........................................145
Fig. 4.43: One-line circuit with multiple shunt and series impedance .................................................146
Fig. 4.44: One-line circuit with only the equivalent grid-input impedance .........................................146
Fig. 4.45: Simplified PLL model considering converter interaction with utility ................................146
Fig. 4.46: Open circuit .........................................................................................................................147
Fig. 4.47: Circuit with resistor 1 ..........................................................................................................147
Fig. 4.48: Circuit with resistor 2 ..........................................................................................................147
Fig. 4.49: Two-level three-phase voltage source converter system ....................................................148
Fig. 4.50: PLL behavior under the capacitive local-load condition: $\omega_C/2\pi$ (purple) [6 Hz/DIV], one-phase voltage $v_{gs}$ (green) [100V/DIV] ..................................................................................150
Fig. 4.51: Simulation of PLL output behavior when grid steps from stiff to weak condition under capacitive load in simulation. $\omega_C/2\pi$ (purple) [5 Hz/DIV], one-phase voltage $v_{gs}$ (green) [50/DIV] ..................................................150
Fig. 4.52: PLL behavior under inductive local load condition: $\omega_C/2\pi$ (green) [5 Hz/DIV], one-phase voltage $v_{gs}$ (purple) [100V/DIV] ..................................................................................151
Fig. 4.53: Simulation of PLL output behavior when grid steps from stiff to weak condition under inductive load in simulation. $\omega_C/2\pi$ (green) [5 Hz/DIV], one phase-voltage $v_{ga}$ (purple) [50/DIV] .................................. 151
Fig. 4.54: PLL output behavior when grid steps from stiff to weak condition under inductive load. $\omega_C$ (purple) [2.5 Hz/DIV], one phase-voltage $v_{ga}$ (brown) [100/DIV] .......................................................... 152
Fig. 4.55: PLL behavior under resistive local load condition. $\omega_C/2\pi$ (purple) [5 Hz/DIV], one-phase voltage $v_{ga}$ (orange) [100/V/DIV] .......................................................... 152
Fig. 4.56: PLL model under stiff grid-connected condition .......................................................... 154
Fig. 4.57: PLL model under islanded condition ............................................................................. 155
Fig. 4.58: $R_L$, $C_L$, $L_L$ in parallel as the local load ..................................................................... 155
Fig. 4.59: 3-D figure of $K_2$ in terms of $\omega_C$ and $Q$ ................................................................. 157
Fig. 4.60: 2-D figure of $K_2$ in terms of $\omega_C$ and $Q$ ................................................................. 157
Fig. 4.61: 3-D figure of $\phi_2$ in terms of $\omega_C$ and $Q$ ................................................................. 158
Fig. 4.62: 2-D figure of $\phi_2$ in terms of $\omega_C$ and $Q$ ................................................................. 158
Fig. 4.63: PLL output under islanded condition with $//R_L C_L$ load. One phase voltage and current, $v_Ca$ (maroon) [50/V/DIV], $i_a$ (blue) [50/A/DIV], PLL output $\omega_C/2\pi$ (magenta) [1Hz/DIV] .... 159
Fig. 4.64: PLL output under islanded condition with $//R_L L_L$ load. One phase voltage and current, $v_Ca$ (maroon) [50/V/DIV], $i_a$ (blue) [50/A/DIV], PLL output $\omega_C/2\pi$ (magenta) [5Hz/DIV] .... 160
Fig. 4.65: PLL output under islanded condition with $//R_L L_L C_L$ load. One phase voltage and current, $v_Ca$ (maroon) [50/V/DIV], $i_a$ (blue) [50/A/DIV], PLL output $\omega_C/2\pi$ (magenta) [0.5Hz/DIV] .... 160
Fig. 4.66: PLL when considering the delay effect ............................................................................ 161
Fig. 4.67: Average model simulation results of PLL output with digital delay under $//R_L C_L L_L$ load with 60 Hz resonant frequency. $\omega_C$ (blue) [0.5 Hz/DIV] without delay, $\omega_C$ (green) [0.5 Hz/DIV] with 25 $\mu$s delay, $\omega_C$ (red) [0.5 Hz/DIV] with 50 $\mu$s delay .................................................................................. 162
Fig. 4.68: PLL model under purely resistive load at islanded condition ............................................. 163
Fig. 4.69: 5 kW three-phase PWM converter test bed ....................................................................... 164
Fig. 4.70: Three-phase loads for test ............................................................................................... 164
Fig. 4.71: Three-phase relay used as the PCC switch ....................................................................... 164
Fig. 4.72: PLL output under $//R_C L_L$ load condition: phase voltage: $v_Ca$ (maroon) [100/V/DIV], $\omega_C$ (purple) [2.5Hz/DIV] ........................................................................................................ 165
Fig. 4.73: PLL output under $//R_C L_L$ load condition in simulation: phase voltage $v_Ca$ (green) [100/V/DIV], $\omega_C$ (purple) [5Hz/DIV] ........................................................................................................ 165
Fig. 4.74: PLL output under $//R_L L_L$ load condition: phase voltage: $v_Ca$ (purple) [100/V/DIV], $\omega_C$ (green) [5Hz/DIV] ........................................................................................................ 166
Fig. 4.75: PLL output under $//R_L L_L$ load condition in simulation: phase voltage: $v_Ca$ (purple) [100/V/DIV], $\omega_C$ (green) [5Hz/DIV] ........................................................................................................ 166
Fig. 4.76: PLL output under $//R_C L_L$ load condition: phase voltage: $v_a$ (maroon) [100/V/DIV], $\omega_C$ (purple) [5Hz/DIV] ........................................................................................................ 167
Fig. 5.1: The first proposed PLL for anti-islanding detection ........................................200
Fig. 5.2: Model of the first proposed PLL ........................................................................200
Fig. 5.3: Model of the first proposed PLL under islanded condition ..............................201
Fig. 5.4: The first proposed PLL output behavior when the islanding condition occurs: \( k_f \) (green), \( \omega_c \) (red) ..................................................................................................................201
Fig. 5.5: Simulation results of the first proposed PLL output when islanding occurs: signal \( k_f \omega_c \) (orange) [0.1 rad/DIV], \( \omega_c/2\pi \) (magenta) [2 Hz/DIV] .................................................................202
Fig. 5.6: Low-voltage ride-through (LVRT) test principle ...........................................203
Fig. 5.7: One-line circuit to generate a low voltage.........................................................203
Fig. 5.8: PLL output under low-voltage conditions ........................................................204
Fig. 5.9: The first proposed PLL model under the stiff-grid-connected condition .......205
Fig. 5.10: Normalized natural frequency \( \omega_{ad}/\omega_n \) of the proposed PLL ................205
Fig. 5.11: Normalized damping factor \( \zeta_n/\zeta \) of the proposed PLL ..........................205
Fig. 5.12: 2 Hz step response of the first proposed PLL (grey) [0.5 Hz/DIV] and the typical PLL (red) [0.5 Hz/DIV] ........................................................................................................206
Fig. 5.13: The second proposed PLL for islanding detection ........................................206
Fig. 5.14: Model of the second proposed PLL at the stiff-grid-tied condition .............207
Fig. 5.15: Model of the second proposed PLL at the islanded condition .....................207
Fig. 5.16: Second proposed PLL output behavior at the islanded condition by using variable delay block 207
Fig. 5.17: Proposed PLL steady-state output under the grid-tied mode .......................208
Fig. 5.18: The typical PLL output under //RLC load with 60 Hz resonant frequency when islanding occurs: \( \omega_c/2\pi \) (purple) [5Hz/DIV], \( v_{C_{b}} \) (orange) [100V/DIV] .................................................................209
Fig. 5.19: The first proposed PLL output under //RLC load with 60 Hz resonant frequency when islanding occurs: \( \omega_c/2\pi \) (purple) [5Hz/DIV], \( v_{C_{b}} \) (orange) [100V/DIV] .................................................................209
Fig. 5.20: The third proposed PLL for islanding detection ..............................................211
Fig. 5.21: Small-signal model of the third proposed PLL for islanding detection ...........211
Fig. 5.22: The third PLL output under the islanded condition when the initial condition is positive 212
Fig. 5.23: The third PLL output under the islanded condition when the initial condition is negative 212
Fig. 5.24: Small-signal model of the third proposed PLL at the stiff-grid-tied mode ..........213
Fig. 5.25: Normalized natural frequency \( \omega_{ad}/\omega_n \) of the third proposed PLL ..........214
Fig. 5.26: Pole location of the third proposed PLL in terms of \( N \) at the stiff-grid-tied mode 214
Fig. 5.27: The third proposed PLL steady-state results under two different $N$ values: $\omega_c/2\pi$ with $N = 0$ (red) [1 Hz/DIV], $\omega_c/2\pi$ with $N > 1/K_p$ (green) [1 Hz/DIV] .......................................................... 215
Fig. 5.28: The third proposed PLL dynamics response under 2 Hz input step with 1% 600 Hz grid voltage harmonics: $\omega_c/2\pi$ with $N = 0$ (red) [1 Hz/DIV], $\omega_c/2\pi$ with $N = 0.01$ (green) [1 Hz/DIV] .......................... 215
Fig. 5.29: Typical PLL output when islanding condition occurs with $//R_LL_C_L$ load. One phase voltage and current, $v_{gs}$ (orange) [100V/DIV], $i_{ca}$ (blue) [50A/DIV], PLL output $\omega_c/2\pi$ (green) [1Hz/DIV]........................... 216
Fig. 5.30: Third proposed PLL output when islanding condition occurs with $//R_LL_C_L$ load. One phase voltage and current, $v_{gs}$ (orange) [50V/DIV], $i_{ca}$ (blue) [50A/DIV], PLL output $\omega_c/2\pi$ (green) [1Hz/DIV] .......................... 216
Fig. 5.31: Typical PLL output when islanding condition occurs with $R_L$ load. One phase voltage and current, $v_{gs}$ (orange) [50V/DIV], $i_{ca}$ (blue) [50A/DIV], PLL output $\omega_c/2\pi$ (green) [1Hz/DIV].......................... 217
Fig. 5.32: Proposed third PLL output when islanding condition occurs with $R_L$ load. One phase voltage and current, $v_{gs}$ (orange) [50V/DIV], $i_{ca}$ (blue) [50A/DIV], PLL output $\omega_c/2\pi$ (green) [1Hz/DIV] .......................... 217
Fig. 5.33: The fourth proposed PLL system for islanding detection .......................................................... 218
Fig. 5.34: Two Hz step responses of the fourth proposed PLL $\omega_c/2\pi$ (red) [1 Hz/DIV] and the typical PLL $\omega_c/2\pi$ (blue) [1 Hz/DIV] .......................................................... 219
Fig. 5.35: The fifth proposed (mixed-type) PLL system ........................................................................... 219
Fig. 5.36: Comparison of the fourth PLL $\omega_c/2\pi$ (blue) [1 Hz/DIV] and the mixed-type PLL $\omega_c/2\pi$ (red) [1 Hz/DIV] .......................................................... 220
Fig. 5.37: The typical PLL output when the islanding event occurs: $v_{ca}$ (purple) [100 V/DIV], $i_{ca}$ (blue) [20 A/DIV], $\omega_c$ (green) [6 Hz/DIV] ........................................................................... 222
Fig. 5.38: Modified PLL output when the islanding event occurs: $v_{ca}$ (purple) [100 V/DIV], $i_{ca}$ (blue) [20 A/DIV], $\omega_c$ (green) [6 Hz/DIV] ........................................................................... 222
Fig. 5.39: Two bus-interface converters implemented with anti-islanding protection are tied to ac grid... 224
Fig. 5.40: The fastest RPH pole of PLLs with two converters ................................................................. 225
Fig. 5.41: Comparison of No. 1 PLL output for islanding detection between single converter $\omega_c$ (blue) [0.1 Hz/DIV] and two converters conditions $\omega_c$ (green) [0.1 Hz/DIV] .......................................................... 226
Fig. 5.42: The fastest RPH pole of PLLs at two converter condition .......................................................... 227
Fig. A.1: De-link voltage and delivered ac power waveform ................................................................. 233
Fig. A.2: Inverter block used in system simulation to study the frequency behavior ......................... 234
Fig. A.3: Inside of the inverter block ........................................................................................................... 234
Fig. A.4: Inside of the current source block ................................................................................................. 234
List of Tables

Table 1.1: Organizations that work on dc system standards ............................................... 11
Table 2.1: Operations specifications for the full-bridge topology for the dc nano-grid .................. 32
Table 2.2: Main volume comparison between two-stage topology and full-bridge where \( fs = 20 \text{ kHz} \) ........ 48
Table 3.1: Maximum harmonic current distortion in percent of current ..................................... 56
Table 3.2: Full-bridge converter system specifications ................................................................. 71
Table 3.3: Designed ac filter values ............................................................................................. 72
Table 3.4: Leakage current comparison ......................................................................................... 75
Table 3.5: Filter value for three-phase first-stage ECC converter .................................................. 81
Table 3.6: Filter value for three-phase first-stage ECC converter .................................................. 82
Table 3.7: Lumped components in simulation .............................................................................. 102
Table 3.8: Ac passive filter value .................................................................................................. 108
Table 3.9: Dc passive filter value .................................................................................................. 110
Table 4.1: PLL parameters ......................................................................................................... 127
Table 4.2: System parameters ..................................................................................................... 132
Table 4.3: Parameters used for simulation .................................................................................... 144
Table 4.4: Parameters used in experiments ................................................................................. 149
Table 4.5: Parameters in simulation ............................................................................................ 159
Table 4.6: Comparison between simulation and prediction of \( \Delta \omega_C \) ........................................ 161
Table 4.7: Parameters in simulation ............................................................................................ 162
Table 4.8: Parameters for Test (per phase) .................................................................................. 163
Table 4.9: Simulation Parameters for two bus-interface converters ............................................ 178
Table 4.10: Simulation parameters for two bus-interface converters with //RLC load .................. 181
Table 4.11: Four examples for two-converters under //RLC islanded condition ......................... 182
Table 4.12: Simulation parameters for two bus-interface converters ............................................ 187
Table 4.13: Two examples for two-converters at the weak grid condition ..................................... 193
Table 5.1: Interconnection system response to abnormal voltages .............................................. 197
Table 5.2: Interconnection system response to abnormal frequencies ......................................... 197
Table 5.3: Simulation parameters for islanding detection ............................................................. 202
Table 5.4: Parameters in simulation ............................................................................................. 215
Table 5.5: Comparison of different islanding-detection methods .................................................. 220
Table 5.6: Parameters for islanding-detection test ........................................................................ 221
Table 5.7: Simulation parameters for two-converter condition .................................................... 224
Table 5.8: RHP pole locations for two converters ........................................................................ 224
Table A.1: Controller parameters ................................................................................................. 232
Chapter 1. INTRODUCTION

This chapter presents the motivations and objectives of this work. It describes the state of the art of electric power systems, advances in dc distribution/transmission systems and smart grids, and the roles and challenges of power electronics in this field. A review of the power converter system in the electric power system is provided, with a special attention paid to the residential low-voltage distribution systems. Challenges in the field and a literature review are also provided, followed by the dissertation outline and the scope of research.

1.1. BACKGROUND

1.1.1. ELECTRICAL ENERGY

A continuous growing energy demand all over the globe along with the economic growth requires human society’s great effort to address enormous challenges in energy areas.

Fossil fuels, such as coal, natural gas, and petroleum, are still the dominant energy resource, which, however, are not a simple and cheap way to use directly. Thus, it is necessary to find a clean and efficient solution to convert these prime energies so that the emerging concerns over the issues of climate change, carbon dioxide emissions, and environmental pollution are also handled. Though not the best option in terms of energy density, electrical energy is a much cleaner, more cost-effective and safer form to transmit and consume. It is becoming a conventional wisdom to expect that massively increased utilization of electricity in the energy production, transfer, and consumption will provide the necessary means for a sustainable future.

As of 2009, more than 40.7% of energy was delivered in the form of electricity, and most of it is consumed in residential/commercial applications. As the electricity cost per watt is decreasing and the performance of electrical/electronic equipment is improving, it becomes a consensus that more energy are and will be consumed in the electric form almost everywhere, including in the industrial and transportation fields.
1.1.2. ELECTRIC POWER SYSTEM

An electric power system (EPS) is a network of electrical components used to supply, transmit and use electric power, which can be divided into the categories of power generation, power transmission, power distribution, and power consumption, as illustrated in Fig. 1.1. Small-scale power systems are also found in transportations, where their structure mainly consists of power generation and power distribution.

The large-region EPS is the most sophisticated system ever built by humankind, and involves hundreds of different components and pieces of equipment during operation. The major components in a conventional EPS are described below.

The majority of electric power still comes from rotating power generators, which are driven by steam/gas turbines, or combustion/jet engines in transportation EPSs. All generators in a single system rotate synchronously and will target a set frequency using frequency droop control.

Fig. 1.1: Illustration of electric power system
Power systems deliver energy to loads that perform a function. These loads range from household appliances to industrial machinery. Most loads expect a certain voltage and, for alternating current devices, a certain frequency and number of phases. At any time, the net amount of power consumed by the loads on a power system equals the net amount of power produced by the supplies minus the power lost in transmission.

Power systems contain protective devices to prevent injury or damage during failures. In modern systems, miniature circuit breakers and protective relays are typically used, which can detect a fault and initiate a trip. Switchgear in substations is another main component to interrupt short-circuit and overload fault currents while maintaining service to unaffected circuits. Switchgears provide isolation of circuits from power supplies, and are also used to enhance system availability by allowing more than one source to feed a load.

In large electric power systems, supervisory control and data acquisition (SCADA) is used for tasks such as switching on generators, controlling generator output, and switching in or out system elements, such as switchgears, for maintenance. SCADA systems are much more sophisticated than previous forms of system control.

1.1.3. TECHNOLOGY TREND IN EPS

1.1.3.1. More Distributed Power Generation

In recent years, leaders in industry, government, and academia have recognized the need and importance for an energy market that consists of a diversity of power generation sources and efficient delivery mechanisms. Just as diversified generation helps to ensure the security and independence of the American energy supply, diversified transmission technology helps to ensure the optimal, safe, and reliable delivery of electric power to end users. Renewable energy, a major contributor to the distributed generation, has become a significant presence in the energy market. Renewable energy comes from natural resources such as sunlight, wind, rain, tides, and geothermal heat, just to name a few.

In 2008, about 19% of global final energy consumption came from renewables, with 13% coming from traditional biomass and 3.2% from hydroelectricity [1]. New renewables, such as solar, wind, geothermal, and biofuel, accounted for another 2.7% and
are growing rapidly [2]. The share of renewable sources in electricity generation is around 18%, with 3% coming from new renewables [2]. In the U.S., renewable sources provided about 8% of total energy in 2010. Between 2009 and 2010, renewable energy consumption rose by 6 % [3].

Photovoltaic (PV) cells convert sunlight directly into electricity, and they are the fastest growing type of renewable energy, increasing at 50 percent a year [4]. At the end of 2009, cumulative global photovoltaic (PV) installations surpassed 21 gigawatts (GW) [5].

Most modern wind power is generated in the form of electricity by converting the rotation of turbine blades into electrical currents by means of an electrical generator. Wind power is growing at a rate of 30% annually, with a worldwide installed capacity of 197 GW in 2010, and is widely deployed in Europe, Asia, and the United States [6]. Several countries have achieved relatively high levels of wind power penetration, such as Denmark’s 21% of stationary electricity production [6].

1.1.3.2. More Electronic Controlled Equipment

Power electronics is growing rapidly in residential and commercial areas. Most contemporary appliances are electronic loads. The lighting, heating and cooling sector will follow the same trend and will be controlled more and more by power converters [7].

Power electronics are penetrating rapidly in the industry/automation and transportation sectors dominated by traditional mechanical-controlled equipment [8-10].

On the other side, more energy will be supplied by electronic sources. Most renewable energies and energy storages, such as batteries and superconducting magnetic energy storage (SMES), are managed by power electronics equipment in the way that EPS and energy storage devices prefer [9, 10].

Lots of electronic equipment are deployed to help power transmission for better power quality and reliability. Many examples can be found in the development of flexible alternative current transmission system (FACTS) and high-voltage direct current (HVDC) transmission systems [11].
It is seen that more high-efficiency and high-reliability power electronics equipment will take on more roles throughout the chain of the electric power system and shape the way we control electrical energies.

1.1.3.3. More Dc-based Power System

Dc transmission is a favorable way of increasing transmission efficiency, improving controllability, and reducing footprint and cost over long-distance. High-voltage dc transmission (HVDC) technologies have demonstrated their advantages in many countries. HVDC can provide fast voltage support, fast power flow control, reactive power compensation, and dynamic congestion management [12].

Dc distribution is also believed to be a promising and simple solution to integrate distribution generation and energy storage devices as well as manage the power consumption and utilization among multiples electronic loads [13, 14]; thereby eliminating redundant components and improving the system efficiency. Compared to its ac counterpart, stability criteria in the dc system is clearer, and the dc-dc converter is more reliable and efficient than the ac-dc converter.

The fast growing of dc power technology recalls the historical debate between Thomas Edison and Nicola Tesla about the “AC vs. DC”. Most likely both of their opinions are right. The future grid is envisioned to be a mixed-type grid infrastructure with both dc and ac power systems [15].

1.1.3.4. Smart Grid

A smart grid is a type of electrical grid which attempts to predict and intelligently respond to the behavior and actions of all electric power users connected to it - suppliers, consumers and those that do both – in order to efficiently deliver reliable, economic, and sustainable electricity services [16].

A smart grid is a very generic concept, and different people have different perspectives on it. In a broad sense, a smart grid is conceived of as employing products and services together with intelligent monitoring, control, communication, and self-healing technologies to eventually maintain a reliable and secure electricity infrastructure that can meet future demand growth and achieve each of the listed functions: 1. self-
healing; 2. consumer participation; 3. resist attack; 4. high-quality power; 5. accommodate generation options; 6. enable an electricity market; 7. optimize assets; 8. enable high penetration of intermittent generation sources.

In a narrow sense, smart grid literally implies using the state-of-art information technology to implement an on-time two-way data processing and communication layers on top of the power grid so that people are capable of accessing on-time data for better system control and energy utilizations.

1.2. DISSERTATION MOTIVATIONS AND OBJECTIVE

1.2.1. CHALLENGES TO ELECTRIC POWER SYSTEM

The Department of Energy’s 2009 annual energy outlook highlights the expected energy growth in the U.S. By 2030, these projections estimate that domestic demand for electricity will increase by 26% [17]. The traditional power system is aging and inescapably facing not only an update of its infrastructure, but more likely a complete reconstruction in future. The statistics show an increase in grid outages and blackouts in the last 30 years. In addition, the grid’s infrastructure is a global concern, since the majority of installed transmission and distribution equipment has experienced service duty in excess of 30 years. In the deregulated power system market environment, they operate close to their power transfer capabilities, significantly influencing stability. Although the EPS involves many considerations other than technical problems; such as aspects of society, environment, and policy; it is expected to undergo a paradigm shift in system infrastructure to increase capacity, reliability and efficiency in near future. The following challenges would be part of the reason.

The EPS is inherently slow due to the fact that it is mechanically controlled. It cannot deal with the fast dynamics that renewable energy brings [15, 18]. The intermittent problem of distributed generation results in the variations in the voltage and power, such as voltage instability and flicker [5], which quickly cause the system to become unstable. When wind turbines are involved, this can also result in undesirable changes in operating frequencies and rotational speeds. The reactive power compensation increases in proportion to wind speed, which has a notable effect on voltage level. All of these variations have the potential to damage the quality and safety of the power being
transmitted to end users. For example, a transmission system fault may result in the loss of a power line, leading to tripping of wind turbine generators. The sudden loss in generation can be the start of a major cascading outage event propagating through the entire system network.

Moreover, the variable nature of renewable energy forms will require accurate forecasting of resource availability and intelligent decision-making of renewable energy dispatch for both operation and investment.

1.2.2. CHALLENGES OF BI-DIRECTIONAL POWER ELECTRONIC CONVERTERS IN POWER DISTRIBUTION SYSTEM

The EPS still deploys the unidirectional transmission and distribution infrastructure—like a “star”—to feed the energy to end-users. With the growing penetration of distributed generation and energy storage, energy flows could be “bi-directional” on a bus feeder [15]. Future power systems will have more bi-directional systems interlinked to each other, which poses many challenges to the power flow control and estimation, planning of future generations, protection strategies, and transmission/distribution equipment [20].

A bus-interface bi-directional converter is required to process the bi-directional energy flow. It’s been developed in emerging applications, such as the EV charger and utility-scale energy-storage, and the future trend is that more such converters will penetrate into various voltage/power rating power distribution system. Traditionally, the power electronics engineers focus more on the design for a specific load or source rather than considering the system requirement. The bus-interface bi-directional converter system however requires the power electronics engineers to step out of their familiar zone and embrace more challenges in the whole energy and system sector.

Therefore, many technology challenges lie in a highly reliable and efficient converter topology design and the advanced control architecture capable of adjusting the terminal characteristics and responding to diverse system dynamics as well. High-performance power filter and EMI filter solutions have to be designed together to reduce the switching actions’ impact on the interconnected system. A cost-effective hierarchical design
methodology from the component level up to the system level is required to adapt to the continuous changes in energy sector.

### 1.2.3. Challenges in the System Interface Design

A well-designed power converter doesn’t ensure the reliable and safe operation with the existing ac grid and future dc grid. The power electronics operations have to fulfill lots of the dc and ac grid interface requirements, such as power quality and various grid codes.

In the ac system interface, over/under voltage and over/under frequency protections, harmonics level and islanding-detection are required for distribution level (< 10 MW) interface. However, low/high voltage and zero-voltage ride-through, fault ride-through, and frequency ride-through are mostly required in transmission level interface. Future grid codes will include flicker mitigation, unbalance compensation, voltage regulation, black-start, and various ancillary functions [21].

Specifically, the grid synchronization—one of the interface requirements—involves the secure operation of a power converter with the ac electric grid. Many of the existing system stability issues, such as reactive power oscillations [22], require the clear understanding of the power converter grid synchronization performance and its potential impact on the power system stability. In future more distributed generation smart grid, this issue would be more critical as lots of bus-interface converters operate together in the system and the frequency synchronization unit of each converter will “cross-talk” to each other.

All of these system interface requirements mean that power electronics engineers have to understand the power system operation principles and their needs. On the other hand, power system engineers have to know the operation functions of the power converters and be aware of the “the inside” in order to design and tackle the future system problems.

Therefore, the equipment suppliers and the system integrators must work closely together to define the future grid codes and provide proper solutions. There are many challenges in the power electronics fields to determine how to make the power
electronics equipment better fit its role in an EPS, and how to integrate the power electronics equipment into the EPS, or even reshape the grid.

This dissertation is focused on the bus-interface bi-directional power converter to address many of the above challenges. All research in this dissertation is based on the development of a dc/ac electronic distribution system interfaced by multiple renewable energy resources and energy storage devices in low-voltage distribution power system. Residential buildings and houses are the direct applications of this research, but the results and conclusions can be extended to a more generic condition for many grid-interface converters. The major research efforts include:

1. Investigation of power electronics-based distribution system architecture and its basic operation for residential applications.

2. Study of the design procedure and methodology of the ac-dc bus-interface power electronics converter.

3. Exploration of the power filter and the EMI filter design methodology to address system level interface for power quality consideration.

4. Modeling of grid synchronization behaviors to address frequency stability issue in the distributed system with multiple distributed generation units.

5. Investigation of islanding-detection algorithms suitable for the existing and future grid conditions.

1.3. LITERATURE REVIEW

1.3.1. RESIDENTIAL DC DISTRIBUTION SYSTEM

There has been a broad range of discussion on the potential utilization of a dc distribution system in electric power systems in transportation, data centers, and residential buildings.

Much research [16, 17, 23-50] has been conducted on the dc distribution and ac/dc hybrid distribution system in residential and commercial areas. Basically, the system architectures are gaining consensus among researchers: one common dc bus connected by multiple power converters.
One of the major differences among the existing publications is the type of components which connect to the bus. Aside from the PV sub-system, energy storage, and loads, Reference [23] connects a permanent magnetic synchronous wind generator; Reference [25] includes a diesel generator on the ac side; Reference [25] has a flywheel on the bus; and Reference [47] ties a super capacitor on the dc-bus. The different components on the bus yield different system behaviors and operation strategies, which results in a lack of a generic system operation approach.

The dc bus voltage also differs greatly between existing publications, and includes 48V [18, 26], 240 V [34], 380V [18, 26, 29, 47], +-170V [35], 318V [29], 400 V [48], 800 V [30], and 3500 V [23]. The voltage level is obtained based on different considerations or is randomly chosen. More recently, 380 V has become a well-accepted voltage-level in data center applications, and the use of 380 V is spreading out quickly in residential applications.

Another deviation among existing systems is how the energy storage device is connected to the system. References [27, 34, 39, 43] directly tie the battery to the dc-bus to sustain the dc-bus voltage and ensure the system stability. However, the bus-voltage changes with the state of the charge of the batteries, and the charging current quality cannot be well-regulated. A proper battery management and cell-equalization are hard to achieve as well. References [18, 26, 29, 47] tie the battery directly to the bus via a bi-directional charger/discharge to decouple the dynamics between the dc-bus and the battery. Various modes of operation can be applied to battery system while the dc system stability highly relies on a proper design. Reference [37] ties the battery system onto the intermediate dc-link between the ac/dc front-end converter and the voltage regulator to fulfill a dual-mode. However, the flexibility of the control strategy suffers.

Fig. 1.2: Configurations of energy storage devices: a) directly tied to dc-bus, b) tied to intermediate dc-link, c) tied to dc-bus via charger.
A utility-interface converter is one of the key components in the system. It can be categorized into the unidirectional and bi-directional type. References [18 and 44] use a single-phase diode-bridge PFC circuit; references [47] uses a single-phase full-bridge in a single-phase ac/dc distribution system; reference [18 and 47] use a two-level three-phase voltage-source converter (VSC); references [30 and 35] use a three-level neutral-point-clamped topology; and references [17 and 44] use a three-phase VSC plus a buck converter to fulfill the control requirement.

Besides the system operation and architecture, much research is about efficiency comparison, protection, system grounding, and stability. Reference [28] compares the dc and ac appliances in term of power quality and efficiency, and concludes that the dc system is advantageous over the ac system. Protection designs are presented by using fuses [45], circuit-breakers [43], different self-configured protection devices [42], converters [49], and a combination of these [43]. A great deal of stability studies have been done on electronic dc distribution system over the past decades. However, few of them could systematically apply and verify the stability theorem to the whole system design, e.g., the design of converters and their components, cables, and locations. Up to now, few of these studies and solutions in publications have been accepted broadly.

Scholars and industry partners realize the need for standards to design such new dc systems. Thus, many organizations [51], as shown in Table 1.1, are working to accelerate the standardization process.

<table>
<thead>
<tr>
<th>Table 1.1: Organizations that work on dc system standards</th>
</tr>
</thead>
<tbody>
<tr>
<td>IEC</td>
</tr>
<tr>
<td>Emersion</td>
</tr>
</tbody>
</table>

In short, a generic system specification, definition of components, and function clarification are still not clear. And a dc distribution system design guideline is still missing from the literature. Thus, a generic dc distribution test-bed has to be built for the exploration of system operation, control strategy, bus-voltage level, protection, stability, etc., which can fit most of the residential/commercial applications.

**1.3.2. BUS-INTERFACE BI-DIRECTIONAL CONVERTER**
In the ac/dc distribution system, a bi-directional bus-interface converter is the crucial component in the system. There are many publications on power converter topologies in PV and wind systems, power factor correction (PFC) applications, and hundreds of topologies exist with the potential application for the bus-interface [52-59]. However, many of them are not suitable for bi-directional operation. Single-phase converter systems are mostly seen in PV applications. References [60 and 61] summarize different topologies. Many topologies, such as dual-bridge with resonant tank [62, 63] and dual-bridge without resonant tank [64-69], are proposed for isolated topologies. However, the isolated topologies still suffer from low efficiency and low reliability. Therefore, transformerless topologies [70-72] have become more attractive for bus-interface power converters. Soft-switching techniques are studied in grid-tied inverter application [73, 74], but they suffer from the additional cost and the limit of uni-directional operation. In single-phase applications, bulky dc-link capacitors pose a major problem, leading to more cost and lower power density, and many papers [75-77] propose different solutions to address the use of capacitors, such as using an active filter on the ac or dc side, multi-stage converters, and bus-conditioning.

For the high power applications, topologies would be more limited and don’t have as many topologies as single-phase topologies. Two-level and three-level voltage-source converters, which are extensively used in three-phase motor drive applications, are demonstrated to be suitable for utility-interface applications. The group of four-leg converters [78] is seen in three-phase, four-wire systems to deal with unbalance condition. Many papers present a trade-off comparison between two-level converters and three-level converters in terms of efficiency, cost, reliability, etc. [79]. There have also been several soft-switched ac-dc converters [80] with potential for use in bi-directional applications presented over the past few decades.

However, a summarization of bi-directional converters from a system perspective has not been provided; the requirements are not quite clear to power electronics engineers for the application of an ac/dc distribution system where both sides of the converter are actually systems. Particularly in the single-phase system application, the impact of ripple power issues on the dc system is not quite understood. The bi-directional control system design in dc distribution systems is not well presented in existing literature.
1.3.3. **POWER FILTER DESIGN FOR SYSTEM-INTERFACE**

In addition to low-order harmonics components, high-frequency noises also have a huge impact on system operation. In transformerless-based bus-interface converter systems, the dc-side bears large high-frequency CM voltage noises, which could easily induce a large leakage current, damage the equipment, and threaten human safety [81]. Many modified topologies [81-86] are found in the single-phase solar system application, using additional blocking or bypass active switches on the dc-rail or ac side. Reference [71] proposes to use NPC topology and a four-wire system in three-phase applications to deal with the leakage current issue. Some modified PWM schemes [87-90] are proposed to reduce the CM noises. However, the existing methods require large passive filter components, additional active devices, or the design of complicated control schemes. Also, none of the previous papers have noticed the dc-side low-frequency CM voltage ripple due to the ripple power and unbalanced ac-input. This CM voltage ripple however has to be considered due to the power quality requirement on dc-side.

EMI issues have gained more attention recently in commercial/residential applications [91-94]. For the converter system where both sides are bus systems, the EMI mitigation and filter design poses challenges for achieving high-density filters [95]. One of the reasons is that the existing EMI standard and measurement setup cannot be directly applied to a bi-directional converter system as either-side could be a source or load. Although the discussion of EMI measurement on both dc and ac-side can be found in existing publications [96-99], the application under discussion is only uni-directional-oriented.

Another issue is that some of the research publications [95, 100] show that the typical EMI filter structure and design procedure doesn’t necessarily give an optimal result of CM conducted EMI noises attenuation due the coupling issues.

In short, both the power filter and EMI filter design trade-off and their optimizations are still desired in the bus-interface bi-directional converter system.

1.3.4. **GRID SYNCHRONIZATION AND ITS STABILITY**

A.c grid frequency synchronization is vital to a converter to deliver power to the grid. Many papers on single-phase and three-phase PLL techniques have been published over
the past decades [101-108]. The issue in a single-phase system is that more design and implementation efforts are required. Because the orthogonal signal generation method must be used in single-phase D-Q frame PLLs, the stationary frame PLLs are widely used in both the digital and analog realms, but it suffers from the noises issue. Many papers propose different solutions in the stationary-frame PLL [109, 110], such as using an additional feedback term, a low-pass filter, etc. However, none of the solutions could effectively reduce the single-phase PLL output noise under different conditions.

There are piles of papers about the PLL design for better performance such as the synchronization speed, steady-state under various grid conditions. However, few of them consider the impact of their design, e.g. pushing up the bandwidth of PLL, on the converter operation and overall power system stability. On the other hand, there are also numerous papers [111, 112] working on the system interaction small-signal stability and use the terminal characteristics, mostly the impedance, to predict the converter stability. However, most of the paper did not notice the grid-synchronization low-frequency dynamic behaviors; thus many potential instability issues are not considered.

As a matter of fact, the grid synchronization instability issue is not new and the corresponding low-frequency power oscillations between synchronous generators are found in the electric power systems [113].

The frequency behavior in power converters has not been well-understood, especially the behavior during weak grid and islanded conditions. Although frequency instability has been reported under a weak grid with a large penetration of distributed generation systems [114, 115], lots of papers [116-119] presents the converter control systems for weak grid and islanded conditions, where they ignore the PLL’s potential instability issues and simply assume that the PLL can operate well enough to give precise phase estimation. Insightful analyses on this issue, e.g., what parameters will affect the frequency behavior, are not provided.

1.3.5. ISLANDING DETECTION

An attractive feature of a micro-grid system is that it can operate in a stand-alone mode, independent of the grid. How to determine when the micro-grid should enter such a mode of operation, and not remain connected to the grid, is an important task for the
control to perform. This is the functionality that islanding detection lends to the control system; sensed parameters from the system are used to determine when an islanding event has occurred [120-122]. There are two basic types of detection schemes: passive and active methods.

Passive islanding detection schemes passively search for disturbances upon the grid through sensed and calculated system parameters (voltage, current, frequency, etc.). Such passive schemes use the tolerance ranges of the voltage (88% - 110% of the nominal voltage) and frequency (59.3Hz-60.5Hz) [123, 124] as absolute ratings (for interconnections at the distribution level), but can also be modified to use additional factors such as rate of change in voltage and/or frequency [125, 126] and change in THD levels [74, 75] as well. The main issue with passive detection schemes is the large non-detection zones (NDZs) [127, 128]. This is most commonly the case when a converter is operating at near load-matching conditions, in which the current delivered to/from the grid is virtually zero. The NDZ can be characterized as a region shown in Fig. 1.3. $\Delta P$ and $\Delta Q$ are the active and reactive power delivered from the grid.

![Fig. 1.3: Illustration of NDZ](image)

Active detection schemes [120, 129-153] are incorporated into the system level control loops of a converter system. Active schemes can drive the system voltage and/or frequency away from the normal value and out of NDZs. References [132, 133, 135, 136] use the active frequency drift (AFD) method to distort the current waveform, presenting a zero current segment to drift up the frequency. However, the frequencies in all of these methods are obtained by the zero-crossing method, which cannot work if the system has a phase-locked-loop (PLL) for grid-synchronization. And the methods are valid only under the unity-power factor condition. Reference [135] uses the Sandia voltage shift method to
monitor voltage amplitude to detect islanding condition; however, it may damage the loads. References [138-148] inject the perturbation current, e.g., square waveform, pulse, and random noises, into the system and measures the voltage response or change rate of current/frequency to detect islanding. References [149, 150] use the bus-signal technique that all distributed generation units measure the voltage response generated by a central signal injection unit in the system. However, this group of methods degrades the performance under the polluted system condition, and needs to perturb the system with strong signals.

Reference [151] injects a frequency phase-shift term and measures the drift of frequency to detect the islanding condition, which however needs to modify the control system. Reference [153] directly injects a pulse signal into PLL, which is beyond the PLL loop bandwidth, making the difference of the frequency behaviors under the grid-tide condition and the islanded condition very small. Reference [152] injects a perturbation signal into $d$- and $q$- channel current to change the converter system frequency and voltage to detect islanding condition, which, however, requires lots of design and tuning effort and may potentially destabilize the converter operation itself.

Most of the active schemes [135, 138-152] have to inject a strong perturbation current into the system for an accurate enough measurement due to the unavailable model for design. It reduces the converter power quality and their continuous perturbations may cause the system-wide instability or damage the equipment. Modification has to be made onto the control systems, such as the current loop, complicating the design and implementation. Some of the active methods [132, 135, 136, 138-152] couldn’t be applied to the system where PLL is involved, or may violate other grid-codes, such as the low-voltage-ride-through requirement.

It can be seen that frequency-based active islanding detection methods are very popular in publications. However, these frequency-based methods are still not well-understood. Therefore, the design guideline of the existing frequency-stability-based islanding detection algorithms are missing and a large perturbation has to be implemented resulting in a performance degradation and a damage of other equipment.
Several publications are found on the assessment of the islanding detections at the multi-inverter condition. For example, references [218-220] present the evaluation of several frequency-based islanding detections at the multi-inverter and reveals the degradation of the performance. However, the evaluations didn’t give any quantitative results for any number of inverters. Thus, a detailed analysis and modeling methodology is desired to study the islanding-detection at the multi-inverter condition.

1.4. RESEARCH SCOPE AND OUTLINE

Taking into account the issues mentioned in the review of the existing literature on the ac/dc distribution system and the bi-directional utility-interface converter, several issues will be addressed in this dissertation, and the outline is shown below.

Chapter 1 includes:
1. Research background, research motivation, and literature review.

Chapter 2 includes:
2. Dc-distributing system architecture, system definitions and operations among multiple-converters.
3. Ac-dc bus-interface bi-directional converter topology and the control system design, especially in the single-phase system which has a ripple power issue.

Chapter 3 includes:
4. Power harmonic filter design to mitigate the leakage current reduction in the ac-dc bus-interface converter system.
5. Active control to reduce CM voltage noise and EMI filter investigation of bi-directional converter system.

Chapter 4 includes:
7. Frequency synchronization modeling and stability study under different grid conditions, including weak grid and islanded conditions.

Chapter 5 includes:
8. Islanding detection algorithm study for three-phase converter system

Chapter 6 includes:

9. Summary and future work.


Chapter 2. SINGLE-PHASE ENERGY CONTROL CENTER CONVERTERS

This chapter presents the concepts of “inter-grid” and energy control center (ECC) converter. In particular, this chapter describes the dc nano-grid, a small-scale sub-system of the “inter-grid”, and how its main operation functions can be used in future commercial/residential distribution systems. The ECC converter, namely the ac-dc bus-interface bi-directional power converter, not only accomplishes ac-dc power conversion, but also decouples the systems’ dynamics and interactions. Embedded with the fast current-interrupt protection, the data-acquisition and communication functions, the multi-functional ECC realizes a more controllable, more reliable, and smarter nano-grid.

2.1. NANO-GRID, ENERGY CONTROL CENTER

In conventional electric power systems, generation and consumption are fully coupled through the overwhelmingly slow dynamics of the electromechanically anchored constant frequency of the rotating masses, assuring transient and static stability [15]. Guaranteed delivery of energy to the consumers is only ensured through redundancy, over-design, and electromechanically controlled system reconfigurations, which, added to the fact that grid infrastructure is aging, inevitably leads to the conclusion that existing power system can be considered to be inherently slow, inefficient, and increasingly unreliable.

Power generation, transmission and distribution facilities cannot easily respond to the variable dynamics of the distributed-generation-sources (DGS), fast load changes, and high-frequency oscillations, thus degrading the reliability and stability of the power system [15, 155]. Additionally, the maintenance cost for power distribution facilities is constantly increasing since the mechanical equipment tends to wear out more quickly than the static electronic devices, greatly influencing overall system efficiency [11, 15]. Moreover, in the way it is built today, the traditional radial architecture and unidirectional feeder protection devices cannot easily accept a high penetration of DGS and renewable-energy-sources (RES) without significant changes.
The concept of the “smart grid” has become a widespread initiative in both developed and developing societies, and is gaining significant investment and research interests across different industries. Although the “smart grid” is defined differently by diverse perspectives, the basic idea behind it is to implement an information and communication infrastructure on the top of the existing power grid [158], as shown in Fig. 2.1, to provide increased reliability at, perhaps, a lower installation and operation cost. A “smart grid” would be capable of monitoring and reporting the on-line data of most of the involved components and equipment to the utility in order to assist the optimal decision making algorithm. In addition, smart-meters with two-way communications capabilities, smart appliances, and demand-response features are some examples of “smart grid” elements that could substantially increase energy efficiency and controllability as well as reduce the cost of energy utilization. However, due to the fact that “smart grid” is still an electromechanically controlled system and involves people in the grid control decision-making chain, it might not be capable of addressing some of the technical challenges that will be put to it in the future. Energy demand is growing tremendously, the number of renewable energy sources and constant power loads (CPL) are increasing rapidly, and
dynamics interactions within the system could easily occur due to the inherent nature of constant power loads to be seen by the grid as a “negative incremental resistance”.

The higher engagement of power electronics converters with the embedded advanced control into the power system transmission and distribution infrastructure offers encouraging solutions to many of the issues mentioned above [7, 9, 19, 15, 154, 155]. The intermittent dynamics of the RES can now be decoupled by power electronics to avoid transient stability problems [15, 19] and to provide the control of active/reactive power for the system voltage support and frequency stabilization. Power-electronics-based HVDC systems significantly reduce the power lost during transmission over long distances with a lower capital cost. Multi-port electronically controlled transmission systems provide a promising solution to interface unsynchronized regional power systems, dramatically improving the system operation reliability and stability.

At the distribution level, in a similar manner, it may be possible that the backbone of future electric power transmission and distribution systems will be based on power electronic converters taking the role of energy control centers (ECC), like an “energy router,” used to interconnect several sub-systems, such as the micro-, mini- and nano-grid [14, 15].

This envisioned future EPS, interconnected by bi-directional ECCs, is named the “inter-grid” system, as shown in Fig. 2.2. The “inter-grid” is composed of ac or dc sub-systems. Each sub-system, containing distributed generation, consumption and energy storage, forms a self-sustained system which could operate under islanded conditions. The energy can then be traded freely in a bi-directional manner between sub-systems via ECCs.
As a result, the dynamic interactions and faults of interconnected systems, such as synchronizations, outages and blackouts, will be decoupled and isolated from each other, effectively preventing a cascading system failure. In addition, the complexity of the overall system can be reduced, due in large part to the decoupling of operation, which reduces the effort needed for system-level design and integration. In addition, ECCs inherently provide smart metering [15] by instantaneously recording the system states and parameters, and provide fast fault detection and protection, thereby possibly significantly reducing the need for mechanical breakers [7, 15, 155]. The whole system will be more controllable and autonomous; likewise, it will also be smarter.
Neither a source nor a load converter, an ECC serves as a bus-interface converter interconnecting different systems, and the general requirement of ECCs would be:

1. Bi-directional power flow operation,
2. Fast regulation capability and independent operation based on different interface requirements and conditions,
3. Fast bi-directional fault current interrupt capability,
4. Power metering, data acquisition, and communications,
5. High reliability, high efficiency, and low cost.

The nano-grids in residential houses and buildings could be part of inter-grid subsystems. Because the ECC converter decouples the dynamics, the nano-grids can be either ac-based or dc-based. Fig. 2.3 shows the interfacing of a single-phase distribution system and a dc-based distribution system through an ECC converter at the residential power level. Dc power provides a straightforward and simple way to integrate multiple sources and loads, such as PV cells, energy storage devices, and variable-speed motor drives, as there are neither ac losses, reactive power issues, nor frequency synchronization issues. Since most household appliances are currently electronic loads, the dc system also helps eliminate the power-factor-correction (PFC) stages.
In this dc distribution system, multiple distributed renewable energy resources, energy storage elements and loads are connected to a 380 V dc bus via various power converters, as illustrated in the Fig. 2.3. Another low-voltage 48 V dc bus is for the consumer electronic devices and portable equipment. A 380 V bus voltage level is considered economical and efficient enough to apply to the system and be compatible with most products in use today. Currently, 380 V is being adopted as the standard voltage in dc data centers. 48 V is used by consumer devices simply because it has been in use for years in telecommunication applications and is accessible directly by 48 V batteries. This system can be regarded as an “electronic-based” dc nano-grid, which is fully dynamically decoupled from the grid by the grid-interface, bi-directional ac-dc ECC converter. Regardless of the presence of grid, the dc nano-grid is self-sustainable by its own dc sources, and a zero net-energy consumption by a house is possible. Current-limit protection functions are built into every converter, achieving mechanical breakerless system architecture. This proposed dc nano-grid is unlike the current dc distribution system solution in data centers, in which the battery is directly tied to the dc bus for voltage regulation purposes [16].
The ECC converter allows the power demand/response operation with the utility, and, aside from ac current regulation, regulates the dc system bus voltage (around 380V) with fast dynamics and a small ripple. Based on the general requirements of ECC, several major characteristics of this ECC converter include but are not limited to:

1. Stiff and fast regulation of the high-voltage (around 380V) dc bus with droop characteristics [4, 31]: enables the ECC to ride through the transient dynamics that occur on both ac and dc side, achieving decoupled operation. The droop characteristics help attain current sharing between multiple sources; thus the dc system can operate even under islanded conditions.

2. Taut regulation of ac injection current: It is used to comply with the utility-interface codes; thus the whole dc system behaves like a simple ac load/source. As such, the dc dynamics will be transparent to the utility side.

3. Bi-directional-oriented topology: It provides the dc system the opportunity to regenerate the power back to the utility; thus the ECC is more like an energy router, giving more change to residents for power management.

4. Bi-directional current interrupting capability: The current limit protection is integrated into the power converter itself, eliminating the need on both sides for a bulky and costly mechanical protection device, e.g., circuit breaker.

5. Small-stored static energy on the dc-side: It can reduce the transient energy spike under shot-circuit conditions, thus improving the safety to human.

6. High power density, high efficiency, and low cost.

2.2. ECC Converter Topology

There are probably countless power converter topologies in the world; however, only a few of them are prevalent and commercialized. Voltage-source-converter (VSC) is a quite successful group of topologies that are under mass production and used in diverse applications thanks to the continuous advancement of self-commutated devices, such as insulated-gate bi-polar transistors (IGBTs), integrated gate-commutated thyristors (IGCTs), and gate turn-off thyristors (GTOs). VSCs are suitable to be ECCs by means of their bi-directional-oriented topologies and the interruption of fault current in one
direction. The dc-link capacitor helps decouple the low- to intermediate-frequency dynamics between the dc side and the ac side. Some of the well-accepted bi-directional VSC topologies used in three-phase case are shown in Fig. 2.4 to Fig. 2.7, including a two-level VSC [53, 54], a three-level boost rectifier [54], a three-level neutral point clamp (NPC) converter [53-55], and a three-level active neutral point clamp (ANPC) converter [54, 55]. The selection of topology among these candidates relies on multi-faceted trades-offs and the specific power/voltage conditions. Many of them are being used in applications such as medium-voltage drives, wind power converter, and FACTs equipment.

For applications with higher voltage or higher power, the same topologies can be employed by using devices with higher ratings or using multiple devices in series or in parallel. Multilevel (more than three levels) or cascaded converters [54, 158] make up a large group of topologies that have been studied extensively over the past decade. For example, Fig. 2.8 shows a modular multilevel converter (MCC) used in high-voltage-direct-current (HVDC) systems, and Fig. 2.9 shows a five-level ANPC converter used in
motor drives. These can be also regarded as possible ECC ac–dc topologies in medium to high-voltage distribution systems.

![Cascaded modular multi-level converter (MMC)](image1)

![Cascaded modular multi-level converter](image2)

All of the topologies discussed above could serve as the basic cell of an ac–dc converter. However, one stage is not enough for a bridge-type ac–dc ECC as the dynamic interactions still exist. The dc-side dynamics, e.g., the dc voltage dynamics, are largely determined by the dc-link capacitor value and variations on the ac-side, such as the low-frequency harmonics and the unbalanced ac input. Moreover, the protection function cannot be achieved to interrupt the dc-side fault current. Therefore, one of the possible ECC converter topologies would have two stages: each stage processes the energy and deals with the interface requirement for each side. Fig. 2.10 and Fig. 2.11 show the two-stage topology for an ac-ac ECC and dc-ac ECC, respectively.

![Ac-ac transformerless ECC](image3)

![Dc-ac transformerless ECC](image4)

For a bi-directional dc-dc converter cell, in contrast, there are not as many publications on high-voltage/power dc-dc converter as there are on their ac-dc counterparts. The simple topologies would be the bi-directional buck converter (Fig. 2.12)
and its interleaved topology; e.g., the three-phase interleaved converter in Fig. 2.13. Multi-stage or multi-level topologies might be chosen if the voltage ratio is high.

The two phase legs of these converters can also be used as a bi-directional dc-dc converter in which both the positive and negative dc output rails can be controlled in respect to the dc-link. Fig. 2.14 is an example of two-level full-bridge VSC topology as the dc-dc cell.

There are also some research activities focused on the integration of the ECC converter with the transformer. The purpose of employing a transformer is to provide galvanic isolation and/or to step up/down the voltage level. Using either high-frequency or low-frequency isolation converter cells provides more converter topologies. Many high-frequency transformers have a dual-bridge topology without a resonant tank; such as single-phase or three-phase dual active bridge, or a full-bridge or half-bridge isolated topology. A resonant dual-bridge can be chosen for low switching loss, such as a PRC, SRC, LLC, or CLL. Most isolated topologies operate under low-voltage and low-power conditions, and currently their application in high-voltage, high-power applications still suffer from reliability and efficiency issues. Emerging wide band-gap devices, such as SiC and GaN devices, are believed to solve many of these issues.
There are many ECC converter topologies made possible just by choosing different cell combinations. Engineers can design the ECC converters based on different applications and requirements. The following discussion presents an example of ECC converter design for a single-phase utility system.

2.3. ECC CONVERTER FOR SINGLE-PHASE UTILITY AND DC NANO-GRID

2.3.1. IMPACT OF RIPPLE POWER ON DC NANO-GRID

The bus-signaling technique [15, 157, 159, 160] using the droop control accomplishes the current sharing independent of communication among multiple source converters on the dc side. As shown in Fig. 2.15, the source converters on the dc side with droop control can be illustrated by voltage sources with different output droop resistors.

![Fig. 2.15: Example of dc source converters with droop control](image)

The nominal voltage of the dc-bus is 380 V, but the operating voltage of the dc bus is chosen to be in a range, e.g., between 360 V and 400 V, to allow for power sharing and voltage regulation using droop control. The static V-I curve of ECC is shown in Fig. 2.16 [15] where $R_d$ represents the droop value. In the first quadrant of the V-I plane, ECC takes energy from the grid when the dc output current $I_g$ is positive, while in the second quadrant it is sourcing energy back to the grid.

If the ECC output is overloaded or even shorted in the first quadrant, the ECC limits the output current to $I_{gD}$ in Fig. 2.16. If the operator of the utility to which the nano-grid...
is connected requests from the ECC a specific amount of power that is less than the converter rating, the converter can reprogram its V-I characteristic in the second quadrant to limit the current to a value that corresponds to the demanded power, as represented by the dotted line. Under these two conditions, the battery on the dc-side can take charge of the dc-bus voltage regulation via the bi-directional charger (BDC) [161].

![Fig. 2.16: ECC converter dc-side output V-I operation curve.](image)

The H-bridge topology, as shown in Fig. 2.17, is widely used as a grid-interfaced converter to deliver energy between the ac grid and dc renewable energy sources [11, 52, 162]. Specifically, compared with the single-phase boost PFC topology [5], the H-bridge converter processes the energy either in rectification mode, meaning that the power goes from the ac grid to the dc side, or in regeneration mode, from the dc energy resources to deliver power from the dc-side to the ac grid. Examples for this are seen in many solar, energy-storage systems, and electric vehicle (EV) applications.

![Fig. 2.17: Single-phase full-bridge converter](image)
The grid current and voltage in Fig. 2.17 are defined below in (1) and (2), in which the power factor (PF) angle is $\varphi$.

\begin{align*}
    i_{ac} &= I_s \sin(\omega_s t - \varphi) \\
    u_{ac} &= U_s \sin(\omega_s t)
\end{align*}

The power ($P_{in}$) that flows through the full-bridge topology will be the full-bridge terminal voltage $v_{ab}$ multiplied by input current $i_{ac}$, as shown in (3). The voltage difference between $v_{ab}$ and input voltage $u_{ac}$ is the voltage across the ac inductor $L_{ac}$, as shown in (4).

\begin{align*}
    P_{in} &= v_{ab} \cdot i_{ac} \\
    v_{ab} &= U_s \sin(\omega_s t) - \omega_o L_{ac} I_s \cos(\omega_s t - \varphi)
\end{align*}

$P_{in}$ consists of two parts: the dc average power $P_{av}$ in (5), and the second-order ripple power $P_r$ in (6).

\begin{align*}
    P_{av} &= \frac{U_s I_s^2}{2} \cos \varphi \\
    P_r &= -\frac{U_s I_s^2}{2} \cos(2\omega_s t - \varphi) - \frac{\omega_o L_{ac} I_s^2}{2} \sin(2\omega_s t - 2\varphi) \\
    &= \sqrt{P_{av}^2 + \left( \frac{\omega_o L_{ac} I_s^2}{2} - \frac{P_{av}}{\sin \varphi} \right)^2} \sin(2\omega_s t - 2\varphi + \psi), \quad \psi = \arctan \frac{P_{av}}{2} - \frac{P_{av}}{\sin \varphi} \cos \varphi
\end{align*}

If the full-bridge topology directly feeds to the dc system, as shown in Fig. 2.17, which includes a resistor load $R_o$; $P_s$ is the net power delivered by other dc sources. The resistor load consumes all the active power under $V_o = 380$ V, as shown in (7). Then (8) is obtained.

\begin{align*}
    R_o &= \frac{V_o^2}{P_{av} + P_s} \\
    \frac{v_o^2}{R_o} + v_o \cdot C \frac{dv_o}{dt} &= A \sin(2\omega_o t - 2\varphi + \psi) + P_{av} + P_s
\end{align*}
\[ v_o = \left[ V_o^2 + \frac{A}{\left( \frac{P_{av} + P_s}{V_o^2} \right)^2} \right] \sin(2\omega_o t - 2\varphi + \psi + \lambda), \lambda = -\arctan\left( \frac{C_{dc} V_o^2}{P_{av} + P_s} \right) \] (9)

Then the dc-link voltage ripple can be obtained as shown in (10).

\[ \Delta V_{o_{pp}} = V_{o_{max}} - V_{o_{min}} = \frac{A}{\left( \frac{V_o}{2} \right)^2 + (\omega_o C_{dc})^2} \] (10)

It is seen that the maximum dc-bus voltage ripple under the same ac input condition occurs when \( P_s = 0 \). If the approximation of the average dc-bus voltage is obtained in (11), (10) can be simplified as (12).

\[ V_{o_{av}} = \frac{1}{T} \int_{t}^{t+T} v_o \cdot dt \approx \frac{V_{o_{min}} + V_{o_{max}}}{2} \] (11)

\[ \Delta V_{o_{pp}} = \frac{A}{V_{o_{av}}} \left( \frac{P_{av} + P_s}{V_o^2} \right) + (\omega_o C_{dc})^2 \] (12)

Due to the droop operation range, it is desired to have a small dc-bus voltage ripple. Specifically, the dc-link capacitors \( C_{dc} \) must be 6.9 mF based on the specifications in Table I.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( v_{av} )</td>
<td>380 V</td>
</tr>
<tr>
<td>( P_{av} )</td>
<td>10 kW</td>
</tr>
<tr>
<td>( L_{ac} )</td>
<td>300 ( \mu )H</td>
</tr>
<tr>
<td>( \Delta V_{o_{pp}} )</td>
<td>10 V pk-pk</td>
</tr>
<tr>
<td>( \omega_o )</td>
<td>2( \pi )60 rad/s</td>
</tr>
<tr>
<td>( \varphi )</td>
<td>0°</td>
</tr>
<tr>
<td>( C_{dc} )</td>
<td>6.9 mF</td>
</tr>
</tbody>
</table>

Many electrolytic capacitors have to be employed as the dc-link capacitor \( C_{dc} \) for single-phase power conversion [52, 162] in the wake of stabilizing the dc-bus voltage. However, the impact of ripple power on the dc nano-grid still presents a challenge. When the ECC converter operates as a current source or in current limiting mode and the battery regulates the dc-bus voltage via BDC, the output impedance of the BDC is determined by the droop resistance, which could be much smaller than the impedance of the dc-bus capacitor at 120 Hz. Thus, as shown in Fig. 2.18, lots of ripple power \( P_r \) will circulate between the battery and grid, degrading the battery life and resulting in more losses. Fig. 2.19 shows the battery current in an experiment when the battery charger
changes from current mode to droop mode (0.5 Ω). It is clear that there is circulating current under the droop mode. Moreover, the life-time and power-density of the full-bridge are degraded dramatically due to the bulky electrolytic capacitors, and there is a safety issue because of the large static energy stored in the dc-link capacitors. In addition, the full-bridge topology suffers from a shortage of internal active current-limit protection on dc-side. Therefore, a single-stage topology, such as a full-bridge topology, is unable to fulfill the decoupled operation requirement of the ECC.

Fig. 2.18: Bi-directional charger (BDC) regulates dc-bus voltage and ECC operates in current limiting mode.

Fig. 2.19: Ripple current [1 A/DIV] flowing to battery charger due to ripple power

2.3.2. HIGH-DENSITY ECC CONVERTER FOR SINGLE-PHASE AC-DC BUS-INTERFACE

In this chapter, a two-stage single-phase PWM converter, as shown in Fig. 2.20, is investigated as a high power-density ECC converter for a dc nano-grid application. Two phase legs are used as the full-bridge to interface with the grid. The other phase leg is used as a bi-directional SR dc-dc converter to regulate the dc-bus voltage with a small voltage ripple and with a fast dynamic response. Short-circuit protection can be readily attained in either direction by turning off the second-stage or full-bridge switches. The
black-start is simple due to the “buck” topology on both sides. Moreover, in terms of dc system-level design and study of dc-bus converters’ interactions, the second-stage dc-dc converter is deemed advantageous over the dc-link of the full-bridge to interface to the dc system, as the complicated quasi-static analysis approach [163] must be used for terminal characterization of the full-bridge topology. To improve the power density and eliminate the electrolytic capacitors, it is desirable to explore ways to shrink the size of dc-link capacitor $C_{dc}$.

![Fig. 2.20: Two-stage bi-directional single-phase PWM converter](image)

Information on single-phase ac-dc converters with reduced dc-link capacitor volume, which leads to high power density, can be found in [73-75, 164-167]. References [73, 74] use an additional paralleled phase-leg and an inductor as an auxiliary circuit to reduce the dc-link voltage ripple. Alternatively, references [164, 165] use a similar structure but with an ac capacitor as the energy storage element, while [75] uses a dc capacitor to absorb the ripple energy. It is proposed that an additional ripple energy storage circuit by put on the ac line in [164] and in parallel with the PFC circuit in [167] to reduce the dc-side capacitor value. The drawbacks of the above approaches are the difficulty of designing linear-type controls and the sensitivity to system parameters. Bi-directional controls and the seamless bi-directional mode transition for those topologies have not been well-documented. References [168] and [169] propose a topology that uses dc-dc converter plus silicon-controlled rectifier (SCR), in which the SCR is switched at the line-frequency, thus leading to low switching loss. All of these solutions require additional phase-legs or significant change of topology as well as a sophisticated controller, which dramatically reduce the system reliability and efficiency. Thus, the
following analysis intends to address the possibility of and the corresponding design
issues with significantly reducing the dc-link capacitor using a two-stage ECC converter
without modification.

As shown in Fig. 2.20, the reduction of the dc-link capacitor $C_{dc}$ will naturally yield a
large dc-link voltage variation. For the converter to operate using the specifications in
Table I, two requirements must be fulfilled. Firstly, if the dc-bus voltage $V_o$ is regulated
with a very small ripple, the input power $P_{in}$ should be fully-controlled so that all the dc
average power $P_{av}$ flows through the second-stage dc-dc converter and the ripple power
$P_r$ goes to the small dc-link capacitor $C_{dc}$. Secondly, the input current for this case can
still be well-controlled as a sinusoidal waveform at PF angle $\varphi$.

If neglecting the instantaneous power $P_L$ that is dissipated on the boost inductor $L_{dc}$, the
first requirement can be expressed in (10), which allows that the instantaneous power
$P_{cap}$ in the dc-link capacitor is the same as the input ripple power, which is $P_r$ on the
right-hand side in (13).

$$P_{cap} = v_{dc} \cdot i_c = -\frac{U_s I_s}{2} \cos(2\omega t - \varphi)$$

$$\Leftrightarrow C_{dc} \frac{dv_{dc}}{dt}, v_{dc} = -\frac{U_s I_s}{2} \cos(2\omega t - \varphi)$$

By solving the differential equation of (13), the dc-link voltage $v_{dc}$ can be resolved as
in (14); the maximum and minimum dc-link voltages are also shown below in (15). The
constant value $K_{c, const}$ represents the energy stored in the dc-link capacitor.

$$v_{dc} = \sqrt{K_{c, const} - \frac{U_s I_s}{2C_{dc} \omega_o} \sin(2\omega t - \varphi)}$$

$$v_{dc, min} = \sqrt{K_{c, const} - \frac{U_s I_s}{2C_{dc} \omega_o}}, v_{dc, max} = \sqrt{K_{c, const} + \frac{U_s I_s}{2C_{dc} \omega_o}}$$

The definition of average dc-link voltage $V_{av}$ is shown in (16). The relationship
between $K_{c, const}$ and the average dc-link voltage $V_{av}$ is established below in (17).

$$V_{av} = \frac{1}{T} \int_{t}^{t+T} v_{dc} \cdot dt \approx \frac{v_{dc, min} + v_{dc, max}}{2}$$

-35-
\[
K_{c, \text{const}} = V_{av}^2 + \left( \frac{U_s I_s}{4V_{av} C_{dc} \omega_o} \right)^2
\]  

(17)

The dc-link voltage \(v_{dc}\) thereby can be reformed as shown in (18).

\[
v_{dc} = \left[ \left( V_{av} + \frac{U_s I_s}{4V_{av} C_{dc} \omega_o} \right)^2 - \frac{U_s I_s}{2C_{dc} \omega_o} \left[1 + \sin(2\omega t - \varphi)\right] \right]^{1/2}
\]  

(18)

For any \(C_{dc}\) value, the expression under the radical sign in (18) is larger than zero, offering the possibility to reduce \(C_{dc}\). Based on (18), the averaged dc-link capacitor current \(i_c\) and the averaged current flowing to the dc-dc converter \(i_d\) can be derived as:

\[
i_c = \frac{-U_s I_s \cos(2\omega t - \varphi)}{\sqrt{\left( V_{av} + \frac{U_s I_s}{4V_{av} C_{dc} \omega_o} \right)^2 - \frac{U_s I_s}{2C_{dc} \omega_o} \left[1 + \sin(2\omega t - \varphi)\right]}}
\]  

(19)

\[
i_d = \frac{U_s I_s \cos \varphi}{\sqrt{\left( V_{av} + \frac{U_s I_s}{4V_{av} C_{dc} \omega_o} \right)^2 - \frac{U_s I_s}{2C_{dc} \omega_o} \left[1 + \sin(2\omega t - \varphi)\right]}}
\]  

(20)

Using a value of 550 V for the dc-link average voltage and a value of 10 kW for the average power, \(i_c\) is shown in Fig. 2.21 under different dc-link capacitor values. These figures show that the reduction of dc-link capacitor \(C_{dc}\) doesn’t increase the dc-link capacitor average current rating. Fig. 2.22 shows the value of \(i_c\) with different dc-link average voltage levels \(V_{av}\) with 300 \(\mu\)F \(C_{dc}\). They show that the reduction of \(V_{av}\) results in a bigger \(i_c\). It is quite evident from Fig. 2.21 and Fig. 2.22 that the average dc-link voltage level has more impact on the current rating of the dc-link capacitor than the value of the dc-link capacitor does.
For the ac current regulation requirement, it should be noted that the dc-link current $i_{chop}$ is the switching current with the rectified sinusoidal profile. The average value of $i_{chop}$ should be confined within the profile of ac current $i_{ac}$ such that the second requirement can be written as (21). Substituting (19) and (20) into (21) gives (22).

$$|i_d + i_o| = |i_{chop}| < |I_s \sin(\omega t - \varphi)|$$

$$U_s < V_{dc}$$

Equation (21) indicates that as long as the input grid peak voltage $U_s$ is smaller than the dc-link voltage $v_{dc}$, ac current can be regulated as the sinusoidal waveform regardless of the dc-link capacitor value. Thus, the low-frequency average and ripple power can be decoupled with a small $C_{dc}$ as long as a well-designed controller is implemented.

The high-frequency interactions between the ac side and dc-side with a small $C_{dc}$ can be investigated by comparing the input impedance of the second-stage $Z_{in}$ and the impedance of dc-link capacitor $Z_{Cdc}$. $Z_{in}$ at high-frequency can be derived as (23), where $D$ is the duty-cycle of the second-stage. The impact of the dc-system impedance is ignored as it is decoupled by the large capacitance $C_o$, and the $Z_{in}$ is dominated by $L_o$.

$$Z_{in} = \frac{1}{D^2} \frac{s^2 L_o R_o C_o + s L_o + R_o}{1 + s R_o C_o}$$

Fig. 2.23 shows the impedances in the high-frequency range (>1 kHz) under different values of $C_{dc}$, which shows that the $Z_{in}$ (using component values from Table 2.2) is always higher than $Z_{Cdc}$. As such, all of the high-frequency noise $i_{hs}$ from the grid are routed to $C_{dc}$, though very small, decoupling the high-frequency dynamics between the dc side and ac-side, as shown in Fig. 2.24.
Fig. 2.23: Input impedance of 2\textsuperscript{nd} stage $Z_{in}$ and impedance of $C_{dc}$ under 1.1 mF and 200 uF cases.

Thus, it is appropriate to use the dc-dc converter regulating the dc bus voltage $V_o$ with a small ripple plus the H-bridge regulating ac current with a small dc-link capacitor $C_{dc}$. For this case, the design of this small $C_{dc}$ lies in the trade-off between the power level $P_{av}$, the average dc-link voltage $V_{av}$, and the dc-link voltage variation range. Fig. 2.25 shows the relationship between the dc-link maximum and minimum values ($v_{dc_{-max}}$, $v_{dc_{-min}}$), the dc-link voltage average value $V_{av}$, and the dc-link capacitor value $C_{dc}$ for a 10 kW average power level.
To find the minimum dc-link capacitor, the minimum dc-link voltage $V_{min}$ value is set as 450 V as the output voltage $V_o$ (dc-bus voltage) is controlled at 380 V, and the maximum dc-link voltage value $V_{max}$ is set as 650 V. Using (14) - (18), the boundary of the dc-link capacitor is obtained as follows:

\[
C_{dc} \geq \frac{U_s I_s}{4(V_{av} - V_{min}) V_{av} \omega_o} \tag{24}
\]

\[
C_{dc} \leq \frac{U_s I_s}{4(V_{max} - V_{av}) V_{av} \omega_o} \tag{25}
\]
The dc-link capacitor selection range based on (24) and (25) can be readily found in Fig. 2.26, where the minimum capacitor value can be directly found. The minimum dc-link capacitor value is derived as in (26).

\[ C_{dc,min} = \frac{U_s I_s}{(V_{min}^2 - V_{max}^2)\omega_o} \]  

(26)

As a result, the minimum capacitor value is observed to be 241 \( \mu \)F. For the real system, to leave a margin, the value is chosen as 360 \( \mu \)F. Compared to 6.9 mF, this is a huge reduction in the dc-link capacitor. The reduction of dc-link capacitor \( C_{dc} \) in turn poses challenges to designing the controller to separate the ripple power and dc average power, which is examined in the following section.

2.3.3. BI-DIRECTIONAL CONTROL SYSTEM

The proposed bi-directional digital control structure consists of two independent controllers illustrated in Fig. 2.27, where other dc renewable energy resources are simply modeled as the current sources.

![Fig. 2.27: Proposed bi-directional control structure](image)

Essentially, one controller is used to control the dc bus voltage \( V_o \) by operating the dc-dc converter in SR buck mode or SR boost mode, relying on the power flow direction. The carefully designed PID \( (H) \) plus the resonant controller \( (R) \) are used to accomplish high bandwidth and high loop-gain, especially at double-line frequency (120Hz), to handle a large input \( (V_{dc}) \) variation as well as to regulate the output voltage \( V_o \). \( H_{lo} \) is used...
to regulate the dc inductor current and to damp the resonance formed by the output LC filter. The other double-loop controller controls the H-bridge topology. The outer-loop controls the dc-link average voltage $V_{dc}$ in conjunction with an additional load current feedback term ($G$); while the inner-loop regulates the power from the grid. The outer-loop controller has a notch-filter ($N$) in series with PID ($H_v$) to correct the control-signal, achieving a low THD of the ac current regulation.

The control delay due to the sensor filter and digital computation must be modeled. Each sensor filter is assumed to be a second-order low-pass-filter $H_{filter}$. $H_{delay}$ is the total delay from the digital controller, which consists of a one switching-cycle ($T_s$) delay, due to the digital, A/D conversion process, and digital PWM modulator. The modulator gain is assumed to be unity.

It is necessary to establish the small-signal models in order to design the controller for $H_{i_o}$, $H_{iv}$, $R_{ov}$, $H_v$, $N$, $H_i$, and $G$. The ECC frequency response and the controller can be represented by the small-signal-based transfer function block diagram in Fig. 2.28.

During every half-line cycle, the sub-modes of the full-bridge are the same as the single-phase PFC circuit due to the nature of the boost converter. So, the quasi-static modeling approach [163, 170], due to the varying line voltage, can be applied to model the current loop behavior in the high-frequency range.

The small-signal control-to-current transfer function of the full-bridge in the high-frequency range is obtained in (27) [163, 170], in which $d_{ab}$ (between -1 and 1) is the average duty-cycle signal of the full-bridge. The input impedance of the second-stage converter $Z_{in}$ will be the loading impedance of the first stage.

Normally, the control bandwidth of $V_o$ is lower than that of the ac current loop. Thus in the high-frequency range near the cross-over frequency of the ac current loop, $Z_{in}$, as shown in (23), would be the unregulated input impedance of the second-stage converter.
As such, $H_i$ can be designed to compensate $G_{id}$ to achieve high bandwidth and the desired phase-margin based on (27).

It is also seen that the ac current loop dynamics after the resonant frequency ($L_{ac}$, $C_{dc}$) will be mostly dominated by the ac boost inductor $L_{ac}$, and (27) can be simplified, as shown in (28).

$$G_{id} = \frac{\tilde{i}_{ac}}{d_{ab}} = V_{dc} \frac{2 + sZ_{in}C_{dc}}{d_{ab}Z_{in} + sL_{ac} + s^2Z_{in}L_{ac}C_{dc}}$$

(27)

$$G_{id}' = \frac{i_{ac}}{d_{ab}} = V_{dc} \frac{1}{sL_{ac}}$$

(28)

Since the designed bandwidth of the dc-link voltage loop is not beyond the double line-frequency (120Hz), the inner high-bandwidth ac current loop can be assumed to be ideal to design the voltage compensator $H_i$, and the second-stage is regarded as a constant power load (CPL). Then the current-to-dc-link-voltage small-signal model in the low-frequency range is obtained in (29) [163, 171]. $h$ is the scaling factor of the PLL.

$$G_{iv} = \frac{\tilde{v}_{dc}}{V_{acRMS}} = V_{acRMS} \frac{2}{hV_{dc}} \frac{1}{sC_{dc}}$$

(29)

The variable $G$ shown in (30) is applied to balance the power between the dc load and the ac grid, and also to improve the dc-link voltage regulation transient response speed especially during the load-step period. The variable $V_{acRMS}$ denotes the grid voltage RMS value, $V_{dc\_ref}$ is the dc-link voltage reference, and $H_{LPF}$ is a low-pass-filter used to reduce the sensitivity to high-frequency noise.

$$G(s) = \frac{\sqrt{2}V_{dc\_ref}}{V_{acRMS}} \cdot H_{LPF}(s)$$

(30)

To design the second-stage voltage loop controller, the small-signal models of the second-stage converter in buck mode (rectification mode) and boost mode (regeneration mode) can be derived. In fact, it can be derived that the buck mode and the boost mode of the second-stage both have the same control-to-output small-signal model as shown in Fig. 2.29.
The dc loading impedance as well as the small-signal transfer functions vary with the dc-bus operation. However, in order to design a fixed compensator, the small-signal model under light resistor load \( R_o \) can be used as the worst case.

The control-to-output inductor current transfer function in (31) is used to design current compensator \( H_{io} \), and the inductor-to-output voltage transfer function in (32) is used to design the output voltage compensator \( H_{vo} \).

\[
G_{iod} = \frac{\tilde{i}_d}{d} = V_{dc} \frac{1 + sR_oC_o}{R_o + sL_o + s^2L_oC_oR_o} \quad (31)
\]

\[
G_{voi} = \frac{\tilde{v}_o}{\tilde{i}_o} = \frac{R_o}{1 + sC_oR_o} \quad (32)
\]

The droop resistance \( R_d \) is included in the dc bus voltage loop to change the ECC converter static dc output impedance. The gain “\( A \)” in Fig. 2.27 is anti-windup feedback to prevent the voltage-loop controller from saturation when ECC operates in current limit mode. A detailed compensator design procedure can be found in [172].

Several more control techniques must be implemented to effectively separate the dc average power and ripple power into two paths with a small dc-link capacitor. The dc-link voltage will bear a big 120 Hz ripple variation during full load conditions. This input variation will affect the output voltage \( V_o \) through the closed-loop audio susceptibility transfer function due to the finite loop-gain at 120 Hz. Fig. 2.30 shows that \( V_o \) has a 30 V voltage ripple at 120 Hz under 10 kW condition.

To suppress this voltage ripple, an additional gain is added to the control loop by implementing a resonant controller described below.

\[
R(s) = k \frac{s}{s^2 + (2\omega_o)^2} \quad (33)
\]
When \( \omega_0 = 2\pi 60 \text{ rad/s} \), the resonant controller almost achieves infinite gain at 120 Hz. As such, the voltage ripple can be greatly reduced, as shown in Fig. 2.31, with only 7 V under full-load conditions.

In addition, the loop-gain at 120Hz provided by the dc-link voltage controller \( H_v \) is not very small. Hence, relatively large 120 Hz components are still included in the output of the dc-link voltage controller \( v_c \), which is also the ac current magnitude reference as seen in Fig. 2.27, thus affecting the ac current regulation performance. As (34) shows, the PLL line-frequency signal will modulate with this double-line-frequency component in \( v_c \), yielding third-order current harmonics. \( K_{Vdc} \) and \( K_{V120} \) are the dc-link voltage loop-gains at dc and 120 Hz, respectively; and \( \Delta v_{dc} \) and \( \Delta v_r \) are the dc and 120 Hz errors, respectively.

\[
\begin{align*}
    i_{ac_{-ref}} &= h \sin(\omega_o t + \phi) \cdot v_c \\
    &= h \sin(\omega_o t + \phi) \left[ K_{Vdc} \cdot \Delta v_{dc} + K_{V120} \cdot \Delta v_r \sin\left(2\omega_o t + \phi - \frac{\pi}{2}\right) \right]
\end{align*}
\]

(34)

As shown in Fig. 2.32, the ac current has a considerable third-order harmonic component due in large part to this effect.

The notch filter in (35) can be used here to block the 120 Hz component in the voltage loop. The current loop can benefit from implementing this filter by reducing the 120 Hz component from \( v_c \):
In Fig. 2.33, the ac current presents almost the ideal case with the notch filter, and low THD of the ac current regulation can be readily attained.

The dc-link voltage decoupling terms are applied in both controllers’ current loops as depicted in Fig. 2.27, to reduce the loop-gain variation due to the low-frequency dynamics of dc-link voltage (120 Hz) in (27) and (31).

Perturbation of the ac grid should be also considered, especially during the weak grid application when the high-frequency dynamics of the grid cannot be ignored. Based on (28), an additional small-signal perturbation from the grid, $v_{ac}$, is added into the current loop, as shown in Fig. 2.34. $v_{ab}$ is the full-bridge terminal voltage. The perturbation can be thereby canceled by the disturbance rejection term ($v_{ac} / v_{dc}$) in the controller, as shown in Fig. 2.35.
All of the aforementioned small-signal transfer functions are used to design the multi-pole/zero linear controllers with the desired control bandwidth and phase/gain margins. The designed controllers will then be transferred to the discrete form via a continuous-to-discrete transformation, such as the Tustin transformation.

One key simulation case is shown in Fig. 2.36 and its result is shown in Fig. 2.37. In the simulation, the ECC first provides power to the dc load, and then the dc source starts pumping out the power. Eventually, the additional power is dispatched back to the ac grid via ECC. The ECC converter parameters can be found in Chapter 3.

Fig. 2.36 shows the mode transition from rectification mode to regeneration mode. The dc-link voltage ripple drops then increases. The ac current is initially converted from ac to dc and finally from ac to dc. The dc-bus voltage increases due to a 0.2 Ω droop resistor.
2.3.4. **Volume Comparison and Hardware Development**

An extra dc LC filter \((L_o, C_o)\) is required for the second-stage converter to produce a constant dc-bus voltage. The small dc-link capacitor will have an impact on the size of the dc-side filter, and should be considered when evaluating the total volume.

The design of dc inductor \(L_o\) and capacitor \(C_o\) are based on the current ripple \(\Delta i_o\) and capacitor voltage ripple \(\Delta v_o\), as shown below in (37) and (38).

\[
L_o = T_s \frac{(1-d)V_o}{2\Delta i_o} = \frac{T_s}{2\Delta i_o} \left( V_o - \frac{V_o^2}{V_{dc}} \right) \quad (35)
\]

\[
C_o = T_s \frac{\Delta i_o}{8\Delta v_o} \quad (36)
\]

The physical design of \(L_o\) should consider the maximum value of \(I_o\) when \(v_{dc}\) reaches the maximum value, as shown in (37), to avoid core saturation.

\[
I_{o_{\text{max}}} = \frac{P_{av}}{V_o} + \frac{V_o T_s}{2L_o} \left( 1 - \frac{V_o}{V_{av} + \frac{P_{av}}{2V_{av}C_{DM}\omega_o}} \right) \quad (37)
\]

The design of the ac filter \(L_{ac}, C_{DM}, L_{ac2}\) is be presented in Chapter 3.
The system theoretical design parameters and volume of the passive and active components by using unipolar modulation at 20 kHz switching frequency are shown in Table II. The dc-link capacitor volume is calculated based on film-type capacitors (450 V rating for $C_o$, 800 V rating for $C_{dc}$) available on the market. The inductor volume is calculated using the amorphous alloy CC type magnetic core, chosen due to its high saturation flux-density as well as low high-frequency core loss.

The results show that, for the dc nano-grid application, a large improvement in power-density is accomplished by the two-stage topology with a reduced dc-link capacitor, in addition to fulfilling ECC requirements.

<table>
<thead>
<tr>
<th>Topology</th>
<th>Full-bridge</th>
<th>Two-stage</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{av}$</td>
<td>$V_{av} = V_o = 380$ V</td>
<td>$V_{av} = 550$ V</td>
</tr>
<tr>
<td>Dc bus voltage Vo ripple</td>
<td>10 V pp</td>
<td></td>
</tr>
<tr>
<td>$C_{dc}$</td>
<td>6.9 mF (10.54 Liter)</td>
<td>360 $\mu$F (1.14 Liter)</td>
</tr>
<tr>
<td>$L_{ac1}$</td>
<td>180 $\mu$H (0.23 Liter)</td>
<td>260 $\mu$H (0.3 Liter)</td>
</tr>
<tr>
<td>$L_{ac2}$</td>
<td>24.8 $\mu$H (0.04 Liter)</td>
<td>24.5 $\mu$H (0.04 Liter)</td>
</tr>
<tr>
<td>$C_{DM}$</td>
<td>10 $\mu$F (0.03 Liter)</td>
<td>10 $\mu$F (0.03 Liter)</td>
</tr>
<tr>
<td>$L_o$</td>
<td>0 $\mu$H (0 Liter)</td>
<td>200 $\mu$H (0.15 Liter)</td>
</tr>
<tr>
<td>Heatsink and Fan</td>
<td>0.41 + 0.2 Liter</td>
<td>0.75 + 0.3 Liter</td>
</tr>
<tr>
<td>Device</td>
<td>0.16 Liter</td>
<td>0.2 Liter</td>
</tr>
<tr>
<td>Efficiency</td>
<td>95.2%</td>
<td>93.0%</td>
</tr>
<tr>
<td>Total Volume</td>
<td>11.64 Liter</td>
<td>3.16 Liter</td>
</tr>
</tbody>
</table>

A 10 kW high-power-density bi-directional PWM converter was developed and shown in Fig. 2.38. A fifth-generation 1200V/150A three-phase intelligent power module (IPM) and a pin-type heatsink with fans are used as the active component and cooling device in the system, respectively. Besides the main components, dc-side and ac-side EMI filters are also implemented in the system. A more detailed discussion on the ac and dc-side interface solutions is presented in Chapter 3.
2.3.5. Experimental Evaluation

The ac/dc system test setup is shown in Fig. 2.39 and Fig. 2.40, which includes one 25 kVA split-phase single-phase transformer to supply the 240 V rms ac bus, the ECC converter, the BDC, and one ac power supply. It should be noted that the BDC is a discontinuous-current-mode (DCM) three-phase interleaved dc-dc converter [161], and the battery is a 330V lithium-ion battery pack manufactured by Saft. An ac power supply emulates the grid, and the BDC injects power to the dc system. There are loads on both the ac and dc sides. If the injected dc power is less than that required by the dc load, the converter will regenerate the power from the dc-side to ac-side.

Fig. 2.38: 10 kW ECC converter prototype

Fig. 2.39: System test setup
Bi-directional power tests under rectification mode (ac to dc) and regeneration mode (dc to ac) are shown in Fig. 2.41 and Fig. 2.42, respectively. For the regeneration mode test, total of 5.9 kW power is generated by other dc sources. 1.5 kW loads are placed on the dc side, while 4.4 kW power is dispatched to the grid. Fig. 2.43 shows the results under a 5 kW condition, and shows that the advanced control regulates the dc nano-grid bus $V_o$ at 380 V with a small voltage ripple ($<2$ V<sub>pp</sub>); even the ripple of dc-link voltage $V_{dc}$ is relatively large (120 V<sub>pp</sub>) due to the reduction of the dc-link capacitor $C_{dc}$. The seamless transition from the rectification mode to the regeneration mode is shown in Fig. 2.44. This shows that the energy flows freely in either direction between the ac and dc sides without affecting the dc-bus voltage $V_o$.

Fig. 2.45 and Fig. 2.46 show how the notch filter improves the ac current regulation performance as discussed above. It is seen that, in comparison with Fig. 2.46, the ac current in Fig. 2.45 bears relatively large third-order current harmonics without the notch filter. The ac current waveform under regeneration mode is shown without and with the grid voltage perturbation cancellation terms in Fig. 2.47 and Fig. 2.48, respectively. The THD of the current is also improved by adding this additional term to the controller. Finally, Fig. 2.49 shows the 3 kW load-step transient response when the dc current source pumps the dc current. The converter changes from rectification mode to regeneration mode, while a dc-link voltage spike of only 30 V is observed during this transient due to the fast response of the dc-link voltage.
Fig. 2.41: 9 kW rectifier mode test. $V_{ac}$ (green) [200V/DIV], $I_{ac}$ (blue) [50A/DIV], $V_{dc}$ (purple) [200V/DIV], $V_o$ (orange) [200V/DIV]

Fig. 2.42: 9 kW regenerative mode test. $V_{ac}$ (green) [200V/DIV], $I_{ac}$ (blue) [50A/DIV], $V_{dc}$ (purple) [200V/DIV], $V_o$ (orange) [200V/DIV]

Fig. 2.43: 6 kW rectifier mode test. $V_{ac}$ (green) [200V/DIV], $I_{ac}$ (blue) [50A/DIV], $V_{dc}$ (purple) [200V/DIV], $V_o$ (orange) [5V/DIV]

Fig. 2.44: 9 kW rectifier mode test. $V_{ac}$ (green) [200V/DIV], $I_{ac}$ (blue) [10A/DIV], $V_{dc}$ (purple) [20V/DIV], $V_o$ (orange) [20V/DIV]

Fig. 2.45: 6 kW rectifier mode test. $V_{ac}$ (green) [200V/DIV], $I_{ac}$ (blue) [50A/DIV], $V_{dc}$ (purple) [200V/DIV], $V_o$ (orange) [5V/DIV]

Fig. 2.46: 6 kW rectifier mode test. $V_{ac}$ (green) [200V/DIV], $I_{ac}$ (blue) [50A/DIV], $V_{dc}$ (purple) [200V/DIV], $V_o$ (orange) [5V/DIV]
2.3.6. CONCLUSION

This chapter describes the components of a dc electronic distribution system in residential buildings as a future distribution system solution to integrate multiple renewable energy sources, energy storage devices, and electronic loads. A two-stage high power density single-phase bi-directional PWM converter is investigated for use in a dc renewable energy system for residential power applications. This converter can operate as a single power module with a very small dc-link capacitor, which is proven to be possible by a power-based analysis. With the goal of realizing this converter, small-signal models with a bi-directional control structure and control design procedure are presented, and experiment shows they work well. Besides the dc nano-grid, this converter is also
applicable as a high power-density bi-directional charger for plug-in hybrid electric vehicle (PHEV) applications.
Chapter 3. Design and Optimization of Power Filters for AC-DC Bus-Interface Converters

In this chapter, the focus is on the filter design of the bi-directional converter system for ac-dc bus-interface.

The major power quality requirement, EMI regulations, grid codes, and relevant issues are first presented. The high-frequency CM noises and the associated leakage current issue in grid-interface converter system are discussed in detail, and a solution using a modified ac filter is provided to mitigate such issues. An active filter solution is then proposed to decouple the low-frequency CM interactions between ac and dc side. The EMI filter trade-off design on both dc and ac-side for such bi-directional converter applications are presented lastly.

3.1. Power Quality Issue and Current Technologies

3.1.1. Power Quality and its Standard

Power quality and the corresponding environmental-impact are gaining more attention in the chain of the electric power processing and delivery. Bad quality of the electric power wears out the system equipment quickly, increases the cost of maintenance, results in system failure or nuisance shut down, and poses strong negative influence to environments [173, 174]. Power electronics not only reshapes the electric properties, such as voltage and current, but also needs to convert the electric power into a more clean and reliable form [175].

Power quality (PQ) is the set of limits of electrical properties that allows electrical systems to function in their intended manner without significant loss of performance or life. About 70% to 80% of all PQ related problems can be attributed to faulty connections and/or wiring [173]. Power frequency disturbances, electromagnetic interference, transients, harmonics and low power factor are the other problems that are related to the source of supply and types of load [174].
As an example, Fig. 3.1 shows several utility voltages waveform related to the power quality, and many reasons can affect the voltage power quality.

Some of the distortions may come from power electronics. The EMI emission mostly comes from the high-speed $dv/dt$ and $di/dt$ events during the high-frequency switching commutations, the voltage surge/dip may come from the start period of motor drive. Intermediate frequency interaction between constant power load and system could result in the voltage swell or oscillation. The diode-rectifier can easily yield the low-frequency harmonics.

![Diagram of utility voltage waveforms](image)

Fig. 3.1: Some utility voltage waveforms related to the power quality

Lots of regulation standards specify the interconnection requirement [123, 124, 176, 177] of distributed generation (DG) units in electric power system, especially in low-voltage distribution networks. Also, many standards define the interconnection requirement for electric loads [178-180], such as appliances, variable-speed motor drives. Due to the dynamic decoupling and the bi-directional operation achieved by the ECC converter, the whole dc system will be either like a single DG unit when the power is dispatched to the grid or like a load when the power is delivered to the dc-side [15]. Thus, both standards for DGs and electric loads have to be applied to the design of ECC converter to interface the ac low-voltage distribution system from the dc system.

As the ECC converter delivers the power to the ac grid, behaving like a current source, the ac current PQ requirement, as shown in Table 3.1, defined by IEEE 1547 has to be applied.
Table 3.1: Maximum harmonic current distortion in percent of current

<table>
<thead>
<tr>
<th>Individual harmonic order $h$ (odd harmonics)</th>
<th>$h &lt; 11$</th>
<th>$11 \leq h &lt; 17$</th>
<th>$17 \leq h &lt; 23$</th>
<th>$23 \leq h &lt; 35$</th>
<th>$35 &lt; h$</th>
<th>Total demand distortion (TDD)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Percent (%)</td>
<td>4.0</td>
<td>2.0</td>
<td>1.5</td>
<td>0.6</td>
<td>0.3</td>
<td>5.0</td>
</tr>
</tbody>
</table>

Even harmonics are limited to 25% of the odd harmonic limits above

The current harmonics in low-frequency range ($h < 17$) are closely related to the converter interaction with the system and loads, which require the converter control to address them. Some of the control issues are given in the previous chapter.

On the other hand, when the ECC converter behaves as an ac load, the mitigation of high-frequency (150 kHz to 30 MHz) electromagnetic interference (EMI) noise emission to the ac grid is a consideration to reduce the pollution and to minimize the interference to the adjacent devices. Recently, the EMI standards with the similar regulation requirement are also applied to the ac source converters, such as PV inverter. In addition, many other utility-interface requirements are valid to the bus-interface bi-directional converter, e.g., anti-islanding protection, low-voltage ride-through (LVRT), and ancillary functions, which, however, are more related to control-design and will not be discussed in this chapter. Other than aforementioned regulation requirements, lots of PQ standards are applied in every engineering phase of the commercial production.

In terms of the dc-side, currently there are several organizations, e.g., EPRI, IEC, and Emerge Alliance, developing different dc system standards; however, there is no public and uniform standard for such residential dc system now. Currently, power quality and EMI can still be used as the design consideration similarly as the ac-side. Mostly, ECC behaves as a voltage source on dc-side, thus the power quality of output voltage is a design aspect. The dc-side conductive EMI noises should be minimized, though no specific standards, especially when relative long dc-cables are deployed. There are several publications on the dc-side EMI study in residential PV systems [91-94]. Some other standards on dc-system in different applications, e.g., the dc distribution system in aircraft power system can be a reference. According to [181], the power quality of differential-mode (DM) and common-mode (CM) dc-bus voltage are required to be maintained within a small voltage ripple. If in future there are more specific standards.
available, the dc-side interface requirement may change the design of filter and/or power-stage topology.

**3.1.2. AC LOW-VOLTAGE DISTRIBUTION PRACTICE**

System grounding schemes and type of ac distribution systems that the ECC interfaces to are also the factors to consider in the design of the converter system.

The typical low-voltage (LV) (<2400 V) distribution system in North America is shown in Fig. 3.2, while the LV distribution system in most European countries and China is shown in Fig. 3.3. It is seen that, a split-phase step down distribution transformer is used in North America to feed the end-users. On the secondary side of the transformer is the split-phase 240V rms single-phase system. The utility converter can be tied to it. In Europe, by contrast, they feed a three-phase system into the end users, and the load can be connected between one of three hot wires and the neutral wire. So, a three-phase or single-phase converter system can be tied. In Europe, single-phase system, as seen in Fig. 3.3, normally is used to supply users in the rural areas.
It is seen that there would be three types of utility in low-voltage distribution system for converter system to connect. Fig. 3.4 is the single-phase split-phase system. The voltage across line to neutral is 120 V rms, and the voltage across line to line is 240 V rms. Fig. 3.5 shows the asymmetrical single-phase system, whole voltage is 240 V rms. Fig. 3.6 shows the three-phase grid where the phase to neutral voltage is around 230 V rms. All aforementioned value varies in different countries.

Notice that the corresponding CM voltage of these three types of utilities can be defined from (1) to (3), respectively.
\[ v_{CM} = \frac{1}{2} \left( v_{ga} + v_{gb} \right) = 0 \]  
\[ v_{CM} = \frac{1}{2} \left( v_{g} + 0 \right) = \frac{1}{2} v_{g} \]  
\[ v_{CM} = \frac{1}{3} \left( v_{ga} + v_{gb} + v_{gc} \right) = 0 \]

### 3.2. High-frequency Leakage Current Reduction Using Passive Filter

The discussion covers the ECC converter interface to three types of the low-voltage distribution system mentioned above. The detailed design is presented in single-phase case as shown below.

#### 3.2.1. Leakage Current Issue in Single-phase System

Leakage current issue exists in various industrial equipment and facilities, especially in the switching mode converters. For instance, leakage current wears out the bearing quickly in industrial motor systems; many of human electric shock incidences are also due to leakage current. In bus-interface converters, leakage current presents even more severe issues which potentially could damage lots of involved equipment. PV inverter, a bus-interface source converter, suffers the leakage current issue due to a large stray capacitance between ground and PV panel.

At the distribution level, most of the solar systems are single-phase installations [60, 61, 70, 72]. The photovoltaic (PV) panels are tied in a series/parallel form, and connected to the grid via a central PV inverter. Alternatively, an individual PV panel is directly tied to the grid through a small microinverter to avoid the partial shading problem due to the series and parallel connections. There are also some three-phase solar power systems [71, 89] either in the higher distribution voltage levels or in some countries where the three-phase low-voltage distributions systems are employed.

Many topologies for PV systems had a galvanic transformer that isolates the PV panels from the grid [52, 55, 183]. Not only does the isolation ensure safety, but also it reduces the EMI noise and steps up or step down dc voltage levels. However, the line-frequency transformer suffers from large weight and size [71, 89]. In addition the high-
frequency transformer requires more switching devices and conversion stages, significantly reducing the overall system efficiency, performance and reliability.

The transformerless topology has gotten attention recently, both in industry and academia, due to its simple topology, high efficiency, and reliability, especially in up-to-10 kW power rating applications. Example is seen in solar systems, of which the isolation is not required in many countries. The full-bridge converter, as discussed in previous chapter, is a well-accepted topology in single-phase power conversion applications. Besides the PV application, it is also used as the rectifier to deliver the ac power to dc loads or batteries [52], and in the bi-directional operation. Such applications can be found in electric vehicle (EV) charger [182, 183] and residential ac/dc hybrid distribution systems [15].

The unipolar PWM modulation, which is known as the three-level modulation, employs two sinusoidal references with the opposite signs to modulate each phase-leg. It is normally applied onto the full-bridge topology due to the small differential-mode (DM) switching noise, which leads to a smaller ac passive filter size. However, the unipolar modulation generates a large dc-side high-frequency leakage current flowing to the ground in the transformerless topologies [186], which has a profound impact, such as aging effect, on dc-side source/load and human safety [184, 185]. To ensure the safety of equipment and personnel, the leakage current must be suppressed to a certain level [185].

Over the past few years, there have been many research publications [70, 82, 186] and industrial practices [83-86] established to tackle these issues. Several modified full-bridge topologies are proposed in Fig. 3.7 to Fig. 3.10.
The common feature in the above modified full-bridge topologies is that the extra dc or ac switches provide isolation or there is a bypass loop to avoid the direct CM loop between the dc source and ac grid during the “zero voltage state,” when terminals A and B are both clamped to the positive or negative dc-rail.

The modified bridgeless PFC topology and Karschny topology are discussed in [186]. These topologies eliminate the leakage current because of a direct connection between the output neutral and the negative terminal of the PV array.

However, these topologies have some major drawbacks. They experience the additional power loss and cost due to more switches. The sequences of the control signal for the additional switches will be more complicated if the dead-time is considered. Their reliability and lifetime also degrade at a rate inversely proportional to the switch-counts. Moreover, bi-directional operation is not well-documented.

Reference [188] also proposes to use additional CM capacitors connected between the mid-point of dc-link and ground to compensate the effects on leakage current by considering the phase-leg parasitic parameters. However, the CM capacitance is limited by safety standards, and is also sensitive to system setup. Reference [71] proposes to use
the multi-level neutral-point-clamp topology in three-phase applications. However, it requires a four-wire system and the selection of PWM modulation strategy is limited.

This paper analyzes and addresses the dc-leakage current issues and their characteristics at the inverter or rectifier operation of the full-bridge topology. A high-density ac passive filter structure is proposed for use with the full-bridge topology to reduce the dc-side leakage current level without introducing extra components. Aside from the dc-side leakage current reduction, it also provides additional ac-side EMI CM noise mitigation, thereby reducing the ac EMI filter size and design effort. The impact of the ac grid grounding scheme on the leakage current level is also discussed.

### 3.2.2. High-Frequency Leakage Current Analysis in Split-Phase Single-Phase Systems

Fig. 3.11 shows the full-bridge inverter with an ac harmonic filter. The full-bridge is connected to the split-phase (120 V rms/240 V rms) single-phase grid, which is normally seen in North America low-voltage residential distribution systems. $v_{ga}$ and $v_{gb}$ have the same voltage level (120 V rms) but opposite phases. The mid-point is grounded as shown in Fig. 3.11. The L-C-L type ac filter ($L_{ac1}$, $C_{DM}$, $L_{ac2}$) is the most accepted type of harmonic filter to comply with the grid-interface power quality requirement in IEEE 1547.

![Fig. 3.11: Full-bridge inverter interconnected with grid](image)

The unipolar PWM modulation employs two sinusoidal references with the opposite signs to modulate each phase-leg. For the bipolar PWM modulation, two diagonal switches share the same PWM signal. The “hybrid” modulation (discontinuous PWM modulation) modulates the phase-legs using high-frequency PWM during half line-cycle
and clamps the phage-leg terminal voltage at either positive or negative dc-rail during another half cycle.

The effects of different PWM schemes can be evaluated by exploring the generated differential-mode (DM) and common-mode (CM) terminal voltages, which are defined in (4) and (5). $V_{AN}$ and $V_{BN}$ are the terminal voltages of two phase-legs with respect to the mid-point of dc-link $N$, as labeled in Fig. 3.11.

$$v_{DM} (\omega) = \frac{1}{2} [v_{AN} (\omega) - v_{BN} (\omega)]$$  \hspace{1cm} (4)  

$$v_{CM} (\omega) = \frac{1}{2} [v_{AN} (\omega) + v_{BN} (\omega)]$$  \hspace{1cm} (5)

Fig. 3.12 shows the unipolar modulation scheme and its corresponding DM and CM terminal in two switching periods. Since each of the split dc-link capacitors $C_{dc,s}$ shares half of the dc-link voltage $v_{dc}$, the terminal voltages $V_{AN}$, $V_{BN}$ step up/down between 0.5$v_{dc}$ and -0.5$v_{dc}$. The terminal noise spectrums of $V_{AN}$ and $V_{BN}$ can be obtained as shown in (3) and (4) by applying the Double-Fourier analysis. Notice that $J_n$ in (3) and (4) is the Bessel type I function [25], and $\omega_o$ and $\omega_s$ are the line-frequency and switching-frequency respectively.

$$V_{AN} = \frac{1}{2} V_{dc} M \cos (\omega_o t)$$

$$+ \sum_{m=1}^{\infty} \sum_{n=-\infty}^{\infty} \frac{2 V_{dc}}{\pi m n} J_n \left( \frac{m \pi}{2} \right) \sin \left( \frac{m+n}{2} \right) \cos \left( m \omega_s t + n \omega_o t \right)$$  \hspace{1cm} (6)
\[ V_{BN} = \frac{1}{2} V_{dc} M \cos(\omega_c t - \pi) \]
+ \[ \sum_{m=1}^{\infty} \sum_{n=-\infty}^{\infty} 2 V_{dc} J_n \left( \frac{m \pi}{2} M \right) \sin \left( \frac{m+n \pi}{2} \right) \cos \left( m \omega_c t + n \left( \omega_c t - \pi \right) \right) \]  

(7)

The spectrums of the DM and CM noise of unipolar modulation scheme are shown in Fig. 13 and Fig. 14, respectively. The average value of dc-link voltage is assumed to be 600 V, the switching frequency is 20 kHz, and the line frequency is 60 Hz. The value of modulation index \( M \) is shown in (8).

\[ M = \frac{V_{ac, pk}}{V_{dc}} = \frac{240\sqrt{2}}{600} = 0.5656 \]  

(8)

In Fig. 3.13, the first switching harmonics appear at two times of the switching frequency, rendering a small DM switching noise. As such, the unipolar modulation scheme yields a smaller ac harmonic filter, i.e., four-times smaller than the bipolar modulation scheme [189]. In addition, unipolar modulation features a smaller magnetic core loss than bipolar modulation due to a small flux swing. Although the CM noise of the bipolar modulation is theoretically zero, high-frequency CM noises still exists in practices due to non-ideal conditions. The 40 kHz “hybrid” modulation features the same DM noise spectrum distribution as the 20 kHz unipolar modulation.

Fig. 3.13 indicates that the unipolar modulation generates significant CM noise, and the first switching-harmonics (20 kHz) contribute most of the CM noise. The “hybrid” modulation generates both line-frequency and switching-frequency CM noises. As shown in Fig. 3.13 and Fig. 3.14, both DM and CM switching noise that is higher than 150 kHz should be attenuated by the ac EMI filter.
Due to the low-impedance grounding scheme of the ac grid, the generated CM noise will appear on both positive and negative dc-rails. The leakage current $i_{\text{leakage}}$ is induced flowing into the ground through the stray capacitors $C_s$. The leakage current can be estimated by (9), where $C_s$ is the equivalent stray capacitance of each dc-rail and $v_{dc\_N\_\text{RMS}}(\omega)$ is the RMS value of the negative dc-rail CM voltage at $\omega$. The term “2” in (9) means both the positive and negative dc-rail contributes equally to the dc-side CM leakage current due to the symmetrical topology and PWM scheme.

$$i_{\text{leakage}} \approx \sqrt{\sum_{m=1}^{\infty} \sum_{n=-\infty}^{\infty} \left[ 2(m\omega_s + n\omega_a) \cdot C_s \cdot v_{dc\_N\_\text{RMS}}(m\omega_s + n\omega_a) \right]^2}$$

(9)

This leakage current issue can also be explored clearly by investigating the CM equivalent circuit, which is valid up to several times of switching-frequency. Fig. 3.15 can be obtained by modeling each phase leg as an ideal voltage source with respect to the negative dc-rail. If the interested frequency is not high, e.g., lower than a few hundred kHz, the impedances of the equivalent voltage sources can be ignored. Then these two voltage sources can be reformed as the DM and CM voltage sources, as shown in Fig. 3.16.
In Fig. 3.16, the dc-link voltage $v_{dc}$ in (10) consists of two components: dc average value $V_{dc}$ and the low-frequency ripple $v_{\text{ripple}}$. If the full-bridge operates as an inverter, $v_{\text{ripple}}$ is the low-frequency ripple from dc source. If the full-bridge operates as a rectifier, $v_{\text{ripple}}$ is the 120 Hz component due to ripple power delivered by the single-phase grid.

\[ v_{dc} = V_{dc} + v_{\text{ripple}} \]  \hspace{1cm} (10)

It can be derived that the $v_{dc,N}$ will be in (11)

\[ v_{dc,N} = -v_{BN} - 0.5v_{dc} + v_{gb} \]
\[ = -v_{CM} - 0.5V_{dc} - 0.5v_{\text{ripple}} + 0.5v_{DM} + v_{gb} \]  \hspace{1cm} (11)

It is seen that, besides the CM voltage source $v_{CM}$, the DM voltage source $v_{DM}$ also becomes the contributor to the dc-side CM voltage, mostly due to the asymmetrical ac passive filter configuration. However, if a symmetrical ac L-C-L harmonic filter is implemented, the equivalent circuit would be shown in Fig. 3.17. Hence, the CM equivalent circuit is obtained in Fig. 3.18 by considering only the CM components due to the symmetrical configuration.

In Fig. 3.18, $v_{gCM}$ is the CM voltage of the utility grid, which is defined in (12).

\[ v_{gCM} = \frac{1}{2} \left( v_{ga} + v_{gb} \right) \]  \hspace{1cm} (12)
The CM voltage of the negative dc-rail $v_{dc,N}$, can be determined from Fig. 3.18, as shown in (13).

\[
v_{dc,N} = -v_{CM} - 0.5v_{dc} + v_{gCM} = -v_{CM} - 0.5v_{dc} - 0.5v_{\text{ripple}} + v_{gCM}
\]

(13)

It is seen that $v_{dc,N}$ mainly consists of four frequency components: the 60 Hz component from $v_{gCM}$, the dc value from $V_{dc}$, the low-frequency ripple, e.g., 120 Hz, from $v_{\text{ripple}}$, and the switching harmonics component (mainly 20 kHz) from $v_{CM}$. $v_{CM}$ is the major contributor to the leakage current issue, which will be more severe when the switching frequency is higher. Fig. 3.19 and Fig. 3.20 show the time-domain simulation waveforms of the CM voltage $v_{dc,N}$ under the rectifier operation using an asymmetrical ac filter and a symmetrical ac filter, respectively. The dc-link voltage is 600 V, the power level is 10 kW, the switching frequency is 20 kHz, the ac grid voltage is the 240 V rms split-phase systems, and the dc-link capacitor is 360 $\mu$F. The 60 Hz low-frequency profile in Fig. 3.19 is due to the $v_{gb}$ term in (8), which is, however, mostly canceled by the 60 Hz component of $0.5v_{DM}$.

![Fig. 3.19: CM voltage of negative dc-rail $v_{dc,N}$ in simulation using an asymmetrical L-C-L harmonic filter](image)

![Fig. 3.20: CM voltage of negative dc-rail $v_{dc,N}$ in simulation using a symmetrical L-C-L harmonics filter](image)

The analysis and simulation are based on the assumption that the impedance of $C_s$ ($Z_s$) is much bigger than the ac CM impedance, which is normally the case. However, if the ac-side is cascaded with an EMI filter, which gives a large ac CM impedance, e.g.: $Z_{acCM}$, the dc-side CM voltage will have a distortion due to the voltage divider formed by $Z_s$ and $Z_{acCM}$, especially at the resonant frequency formed by $(2Z_s, Z_{acCM})$. 

-67-
Although the symmetrical ac filter configuration helps reduce the dc-side CM voltage noise, the big switching-frequency CM noise still needs to be eliminated.

### 3.2.3. Proposed Modified AC L-C-L Passive Filter Solution

#### 3.2.3.1. Analysis of the Modified AC Filter Solution

Since the full-bridge inverter is tied to the residential distribution system, the EMI filter normally should be cascaded with the L-C-L harmonic filter to comply with the regulation standard, such as [178], which offers the opportunity to reduce the dc-side leakage current. In this paper, a passive filter structure is proposed to utilize the ac passive L-C-L harmonic filter and one CM choke from the ac EMI filter to reduce the high-frequency dc-side leakage current. $C_{DM,P}$ and two split capacitors $C_{DM,S}$, are used as the first-stage DM capacitor $C_{DM}$. The CM choke $L_{CM}$, normally one part of the EMI filter, is connected between the first-stage DM inductor (boost inductor), $L_{ac1}$, and the split capacitors $C_{DM,S}$, as shown in Fig. 3.21. Then, the mid-point of the dc-link and the mid-point of the split capacitor $C_{DM,S}$ are connected electrically to each other. The modulation scheme for this full-bridge topology is the unipolar modulation. Similar ac filter structure can be found in bridge-less PFC circuit [190] with a different design target.

![Fig. 3.21: Proposed full-bridge inverter](image)

The proposed inverter structure doesn’t introduce any extra components, but rather reconfigures the ac passive components. Thus, the inverter operation reliability is guaranteed compared to other solutions. It doesn’t require control for extra switches, and no extra cost or loss is introduced in the proposed solution.
To better understand the dc leakage current reduction performance, the equivalent CM circuit is obtained, as shown in Fig. 3.22 to Fig. 3.24. It shows that the split DM capacitors $C_{DM_S}$ and the split dc-link capacitors $C_{dc_s}$ are included in the circuit. It is seen that a LC low-pass passive filter is introduced in the CM circuit. The split dc-link capacitor $C_{dc_s}$ is in series with the split ac DM capacitor $C_{DM_S}$. Thus a large split dc-link capacitor is preferred for better attenuation.

Based on Fig. 3.24, the CM voltage level of the mid-point of dc-link $V_{dc_N}$ can be determined. The CM negative dc-rail voltage is obtained in turn as shown in (14). $\omega_r$ is the resonant frequency of the LC components: $(0.5L_{ac1}+L_{CM})$, $(2C_{DM_S}/2C_{dc_s})$. Normally, the $\omega_r$ is much higher than 120 Hz, thus (14) can be simplified as shown in (15). Smaller $\omega_r$ leads to a higher attenuation of $V_{CM}$.

Fig. 3.22: Equivalent circuit of the modified full-bridge converter

Fig. 3.23: Simplified equivalent circuit of the modified full-bridge converter

Fig. 3.24: CM equivalent circuit of the modified full-bridge converter
\[ v_{dc,N} = -\frac{v_{CM}(\omega) + 0.5v_{dc}}{1 - \omega^2\left(0.5L_{ac} + L_{CM}\right)\left(2C_{DM_s} // 2C_{dc_s}\right)} + v_{gCM} \]

\[ = -\frac{v_{CM}(\omega) + 0.5v_{dc}}{1 - \frac{\omega^2}{\omega_r^2}} + v_{gCM} \]

\[ v_{dc,N} \approx -\frac{v_{CM}(\omega)}{1 - \frac{\omega^2}{\omega_r^2}} - 0.5V_{dc} - 0.5v_{ripple} + v_{gCM} \]

These equations show that an extra attenuation term has been applied on the \( v_{CM} \), and the attenuation gain can be predicted by this CM circuit, as shown in (16).

\[ Atten(\omega) = 20\log_{10}\left|\frac{1 - \frac{\omega^2}{\omega_r^2}}{\omega^2}\right| \]

Due to the CM propagation path formed by the proposed ac filter, additional CM noise current \( i_c \) is generated circulating in the loop as shown in Fig. 3.21. Based on Fig. 3.24, this CM current \( i_c \) can be calculated as shown in (17). It shows that \( i_c \) mainly consists of two frequency components: switching frequency components and low-frequency (120 Hz) component.

\[ i_c = v_{CM}(\omega) \cdot k(\omega) + 0.5v_{ripple} \cdot k(2\pi \cdot 120) \]

\[ k(\omega) = \frac{\omega}{\omega_r^2} \left(2C_{DM_s} // 2C_{dc_s}\right) \]

Since the resonant frequency \( \omega_r \) is much smaller than the switching frequency, almost all the high-frequency noise is applied onto \( L_{CM} \) rather than \( (2C_{DM_s} // 2C_{dc_s}) \), the current in the return path \( i_c \) is very small, so the filter doesn’t require a damping resistor.

**3.2.3.2. Ac Filter Design**

In order to investigate the performance, an ac passive filter design procedure is proposed. The full-bridge converter system specifications are shown in Table 3.2.
Table 3.2: Full-bridge converter system specifications

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$P_{\text{rate}}$</td>
<td>10 kW</td>
</tr>
<tr>
<td>$f_s$</td>
<td>20 kHz</td>
</tr>
<tr>
<td>$\omega_o$</td>
<td>2\pi60 rad/s</td>
</tr>
<tr>
<td>$V_{\text{ac}}$</td>
<td>240 V rms</td>
</tr>
<tr>
<td>$V_{\text{dc}}$</td>
<td>600 V</td>
</tr>
<tr>
<td>$C_{\text{dc}}$</td>
<td>360 \mu F</td>
</tr>
</tbody>
</table>

The first-stage inductor $L_{\text{ac1}}$ is chosen to limit the switching ripple (pk-pk value) of the ac current $I_{\text{ac}}$, e.g., within 25% of the rated peak current in (18), due in large part to the light-load efficiency consideration. The left side in (18) is determined by the mechanism of unipolar modulation [191].

$$\frac{\sqrt{2}V_{\text{dc}}}{16 f_s L_{\text{ac1}}} = \Delta i_{pp\_\text{max}} < 25\% \frac{P_{\text{rate}}}{240} \quad (18)$$

The first-stage DM capacitor $C_{\text{DM}}$ is limited by the reactive power level. For this 10 kW converter, 2.5% reactive power is chosen in (19). The value of split capacitors $C_{\text{DM}\_S}$ and $C_{\text{DM}\_P}$ in turn is determined as shown in (20).

$$C_{\text{DM}} < 2.5\% \frac{P_{\text{rate}}}{2\pi f_o V_{\text{ac}}^2} \quad (19)$$

$$0.5C_{\text{DM}\_S} + C_{\text{DM}\_P} = C_{\text{DM}} \quad (20)$$

The second-stage DM inductor $L_{\text{ac2}}$ is designed to meet the current harmonics injection level [123], as shown in (21).

$$\frac{-v_{\text{DM}}(\omega)}{\sqrt{2}\omega(-\omega^2 L_{\text{ac1}} L_{\text{ac2}} C_{\text{DM}} + L_{\text{ac1}} + L_{\text{ac2}})} = I_0(\omega) < I_R \quad (21)$$

The selection of $C_{\text{DM}\_S}$ and $L_{\text{CM}}$ can be chosen by tuning the value of $\omega_r$ based on the attenuation requirement in (13). The value varies with the switching frequency, power level, stray capacitance, and the standards. Typically, $\omega_r$ can be chosen to be smaller than one tenth of the switching frequency to limit the $i_c$ and avoid the damping resistor. In order to achieve a better impedance mismatch, the $C_{\text{DM}\_S}$ is around several \mu F.

In this 10 kW power rating converter, the resonant frequency $\omega_r$ is chosen as 800 Hz, and the $C_{\text{DM}\_S}$ is chosen 5.6 \mu F. Then the minimum value of $L_{\text{CM}}$ has to be 3.5 mH.
A set of ac passive filters whose design is based on the above discussions are shown in Table 3.3. The 50 μF, 450 V rated film capacitor is chosen as the split dc-link capacitors $C_{dc,s}$.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$L_{ac1}$</td>
<td>360 μH</td>
</tr>
<tr>
<td>$C_{DM,S}$</td>
<td>5.6 μF</td>
</tr>
<tr>
<td>$C_{DM,P}$</td>
<td>6.6 μF</td>
</tr>
<tr>
<td>$L_{ac2}$</td>
<td>25 μF</td>
</tr>
<tr>
<td>$L_{CM}$</td>
<td>3.5 mF</td>
</tr>
</tbody>
</table>

Fig. 3.25 shows the time-domain simulation waveforms of $v_{dc,N}$ under 7 kW after applying the proposed ac passive filter structure. It shows that the dc-side switching-frequency CM voltage noise is significantly reduced, leaving only the low-frequency component. Therefore, the dc-side high-frequency leakage current is almost eliminated.

![Simulation waveform](image)

Fig. 3.25: CM voltage of negative dc-rail $v_{dc,N}$ in simulation by using the proposed full-bridge topology

The simulation is conducted by using the full-bridge inverter as shown in Fig. 3.11. A typical LCL filter and the modified ac filter are used and the system parameters are shown in Table 3.2 and Table 3.3. 5 nF stray capacitors without any damping resistors are assumed on both positive and negative dc-rails. As shown in Fig. 3.26, the total leakage current is obtained by measuring the current flowing into the ac earth wire $i_g$, as labeled in Fig. 3.21.
It is seen that the leakage current has been attenuated from 1.6 A to 1.46 mA, achieving about attenuation of 60 dB. And this attenuation level matches with the estimated value from (13) at the switching frequency.

### 3.2.3.3. Experimental Verification for Single-phase Case

A 10 kW single-phase full-bridge converter is built to demonstrate the performance of the proposed ac filter structure. The 240 V rms split-phase single-phase grid is connected. As shown in Fig. 3.27, the CM choke is built with nanocrystalline magnetic materials. The experiments are conducted under the rectifier operation using the specifications in Table II. The value of the split DM capacitors is chosen from Table II. The time-domain experimental waveforms of the negative dc-link voltage with respect to the ground $v_{dc,N}$ with and without the proposed ac filter structure are shown in Fig. 3.28 and Fig. 3.29, respectively. They show a significant reduction of the switching frequency CM noise on the dc-link.
In order to investigate the additional power loss due to the proposed ac filter structure, it is necessary to measure the CM current $i_c$ flowing back into the mid-point of the dc-link, as labeled in Fig. 3.21. The time-domain waveform of $i_c$ is shown in Fig. 30 under 7 kW conditions. The ac grid voltage waveform is also shown in Fig. 3.30. As discussed in (17), $i_c$ consists of the switching-frequency component and the 120 Hz low-frequency component. The rms value of $i_c$ in Fig. 3.30 is less than 0.7 A. Thus, the additional power loss due to this ac filter structure is almost negligible.
Fig. 3.30: \( I_c \) that flows through the split dc-link capacitors. \( I_c \) (blue) [2A/DIV], \( V_{ac} \) (green) [500V/DIV]

Fig. 3.31 shows the measured spectrum of \( v_{dc,N} \) with and without the proposed ac filter structure. A reduction of about 50 dBV is achieved at the 20 kHz switching component, which agrees with the predicted value obtained by (12).

The leakage current comparison between the normal LCL filter and the proposed ac filter is shown below in Table 3.4. The proposed filter significantly eliminates the leakage current by more than 98%.

<table>
<thead>
<tr>
<th>Filter structure</th>
<th>Leakage current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LCL ac filter</td>
<td>5.6</td>
</tr>
<tr>
<td>Proposed ac filter</td>
<td>0.1</td>
</tr>
</tbody>
</table>

Fig. 3.31: Spectrum of \( v_{dc,N} \) with (red) and without (blue) the proposed ac filter structure.
3.2.4. **HIGH-FREQUENCY LEAKAGE CURRENT REDUCTION IN ASYMMETRICAL SINGLE-PHASE SYSTEMS**

The previous analysis is based on the North American split-phase single-phase system. In Europe or elsewhere, the residential LV distribution feeder is from the three-phase, four-wire distribution transformers, and the full-bridge inverter is normally interfaced between one of the three-phase lines and the neutral wire. The neutral wire is connected to the earth ground at the terminal of the distribution transformer. The equivalent circuit is shown in Fig. 3.32. For this type of ac system, the analysis and the CM equivalent circuit in Fig. 3.18 and Fig. 3.24 are still valid. The major difference is that the CM voltage $v_{gCM}$ will be half of the line voltage, as shown in (22), while $v_{gCM}$ is almost equal to zero in the split-phase system. The negative dc-rail CM voltage $v_{dc,N}$ is shown in (23).

\[
v_{gCM} = \frac{1}{2}(0 + v_g) = 0.5v_g \quad (22)
\]

\[
v_{dc,N} = -\frac{v_{CM}(\omega)}{\omega^2} - 0.5v_{dc} - 0.5v_{ripple} + 0.5v_g \\
\quad = 1 - \frac{\omega^2}{\omega_r^2} v_{dc,N} \quad (23)
\]

![Fig. 3.32: Full-bridge inverter connected to single-phase system with asymmetrical grounding scheme](image)

Thus, the proposed ac filter structure can be used to attenuate the high-frequency leakage current as well, leaving a relatively large 60 Hz line CM voltage ripple on the dc-side according to (23). As shown in Fig. 3.33, the simulation results of $v_{dc,N}$ with respect to ground show half of the line-frequency voltage ripple, but the high-frequency CM voltage noise is still eliminated.
Thus, the asymmetrical single-phase system generate a large ling-frequency CM voltage ripple on the dc-side, resulting in lots of issues, such as insulation, safety, and low-frequency leakage current issue.

There are also different configurations of the proposed ac filter structure. As shown below in Fig. 3.34, the system gives the same high-frequency leakage current reduction without using the split dc-link capacitors. The trade-off is the ac capacitor will bear half of the dc-link voltage plus half of the ac voltage, which increases the voltage rating.

An experimental evaluation is also conducted for asymmetrical single-phase system. The grounding connection point of the transformer is moved from the mid-point to one-side of the output wire. As such, the equivalent grid would be a 240V rms asymmetrical grid. As shown in Fig. 3.35, the change of grounding point doesn’t affect the ac current.
regulation performance, but change the dc-side CM voltage as analyzed before. However, the high-frequency CM noises are still eliminated.

![Image](image.png)

**Fig. 3.35:** CM voltage of negative dc-rail $v_{dc,N}$ (purple) [100V/DIV] and ac current $I_{ac}$ (blue) [50A/DIV] using the proposed full-bridge topology under asymmetrical ac ground scheme

### 3.2.5. High-Frequency Leakage Current Reduction in Three-Phase Systems

As discussed before, three-phase interface is also popular in the low-voltage distribution system. For the first-stage of three-phase ECC converter, two-level voltage-source-converter (VSC), as shown in Fig. 3.36, is used as an example for discussion. A three-phase L-C-L harmonic filter $(L_{ac1}-C_{DM}-L_{ac2})$ is used for the grid interface [192]. The same modeling process gives the CM equivalent circuit as shown in Fig. 3.37.

![Image](image.png)

**Fig. 3.36:** Two-level three-phase voltage source converter

![Image](image.png)

**Fig. 3.37:** CM equivalent circuit of the three-phase ECC
Due to the space vector modulation (SVM) methods, the CM voltage sources include two major frequency components, the high-frequency switching noise, and the low-frequency noise (mostly the third-order harmonics). As such, the negative dc-rail CM voltage would be in (24). \( v_{gCM} \) is the grid CM voltage defined in (25).

\[
V_{dc \_N} = V_{CML} + V_{CMH} - 0.5v_{dc} + v_{gCM} \\
v_{gCM} = \frac{1}{3}(v_{ga} + v_{gb} + v_{gc})
\]  

(24)  

(25)

Different modulation methods and different modulation indices give different characteristics of \( V_{CML} \) and \( V_{CMH} \). Two popular SVM methods and their CM voltages in two switching cycles are shown in Fig. 4.38 and Fig. 4.39.

The CM voltage jumps at the switching frequency, leading to a large high-frequency leakage current. A simulation result of the negative dc-rail CM voltage \( V_{dc \_N} \) is shown in Fig. 3.40 with 20 kHz switching frequency, 600 V dc-link voltages, and DPWM method.
Lots of publications focus on the PWM modulation solution, e.g., near-state PWM, to eliminate the CM noises in transformerless inverter [85-90]. However, the existing solutions pose more additional switching loss, large DM noises, and more magnetic core loss. Using the modified ac passive filter, all the aforementioned discussions and results in this paper can be also applied to the three-phase ECC converter, as shown below in Fig. 3.41. This filter is similar as the so-called “dv/dt” filter [99] normally seen in three-phase motor drive applications. The major difference is that here a CM inductor is required to put inside the loop, reducing the damping resistor value and loss. Thus, the practical implementation is much easier than dv/dt filter.

The same modeling process can give the CM equivalent circuit as shown in Fig. 3.42.
The filter design would be different than the single-phase case, simply due to the low-frequency voltage-source $V_{CML}$. In the single-phase case discussed before, a large $C_{DM_s}$ is chosen for a lower resonant frequency $\omega_r$ and a better attenuation performance. However, in three-phase case, large value of $C_{DM_s}$ results in more low-frequency voltage-second from $V_{CML}$ applied onto $L_{CM}$, leading to a bigger volume to avoid saturation. Therefore the selection of $C_{DM_s}$ should be small to limit the volt-second on $L_{CM}$. For this case, the damping resistor has to be bigger. The detailed design relies on the application requirement, e.g.: CM noises attenuation requirement, PWM modulation method, and operation condition. A simulation result is shown as a design case. The parameters are shown in Table 3.5, and the negative dc-rail CM voltage is shown in Fig. 3.43.

<table>
<thead>
<tr>
<th>$f_s$</th>
<th>$V_{dc}$</th>
<th>$P_{rate}$</th>
<th>$C_{DM_s}$</th>
<th>$R_D$</th>
<th>$L_{CM}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>20 kH</td>
<td>600 V</td>
<td>5 kW</td>
<td>0.5 μF</td>
<td>80 Ω</td>
<td>5 mH</td>
</tr>
</tbody>
</table>

The simulation results show that most of the high-frequency CM noises have been eliminated, though not totally, leaving only the low-frequency CM voltage ripple contributed by the $V_{CML}$. This performance is applicable in many applications, such as PV system.
However in the dc distribution system, the low frequency voltage ripple needs to be eliminated. Thus, it is preferable to get rid of the $V_{CML}$, which also helps reduce the saturation requirement of CM choke. The carrier-based PWM without CM injection can be used instead of SVM. As such, the CM equivalent circuit would be as Fig. 3.42 but no $V_{CML}$, similar as the single-phase case. The above discussion also explains why the unipolar PWM modulation is chosen rather than the discontinuous PWM (hybrid) modulation [193, 194] in single-phase case simply because the hybrid modulation methods generate a low-frequency CM voltage shown on the dc-side.

As shown in Fig. 3.44, a simulation is conducted by using the carrier-based PWM without CM injection modulation method, and the parameters are shown in Table 3.6.

<table>
<thead>
<tr>
<th>$f_s$</th>
<th>$V_{dc}$</th>
<th>$P_{rate}$</th>
<th>$C_{DM,s}$</th>
<th>$R_D$</th>
<th>$L_{CM}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>20 kH</td>
<td>600 V</td>
<td>5 kW</td>
<td>10 μF</td>
<td>1 Ω</td>
<td>5 mH</td>
</tr>
</tbody>
</table>

It is seen that the negative dc-rail CM voltage is almost a pure dc value around -300 V, all the high-frequency CM voltage noises have been totally eliminated, which reduce the whole dc system leakage current level.

The advantage of using the carrier-based PWM without CM injection is the almost zero low-frequency CM voltage ripple. However, the trade-off would be more switching loss. Reference [195] systemically compared the converter efficiency using different modulation methods. The DPWM accomplish 0.5 to 1% more efficiency compared with
the carrier-based PWM without CM injection. Moreover, the carrier-based PWM without
CM injection requires 15.5 % more dc-link voltage compared with the space vector
modulation method.

For dc distribution system application, it is still desirable to use the carrier-based
PWM without CM injection to benefit the overall system operation and reliability. The
loss issue can be resolved by reducing the switching frequency.

The detailed filter design and consideration is omitted here since most considerations
have been discussed in the single-phase case.

3.2.6. CONCLUSION

In this section, a novel full-bridge converter topology is proposed using the proposed
ac passive filter structure to reduce the dc-side leakage current by more than 90%. Unlike
existing solutions, the proposed method doesn’t introduce any extra switches, thus
reducing the cost, improving the reliability and eliminating extra power loss. The
proposed filter structure is suitable for different ac grounding schemes, as well as bi-
directional power flow conditions. The overall ac passive filter volume is also reduced
due to the attenuation of ac conducted CM noise.

The proposed solution can be applied onto both split-phase single-phase system,
asymmetrical single-phase system, and three-phase system.

3.3. LOW-FREQUENCY DC-SIDE CM VOLTAGE RIPPLE REDUCTION USING
ACTIVE CONTROL

3.3.1. ACTIVE CONTROL SYSTEM ANALYSIS IN SPLIT-PHASE SINGLE-PHASE SYSTEMS

3.3.1.1. Analysis of the Active Control Method

The modified ac passive filter solution can dramatically reduce the high-frequency
CM noise, leaving the low-frequency part. From the dc-side power quality point of view,
the low-frequency CM voltage ripple still needs to be maintained in a small value. For
example, the CM voltage ripple below 1 kHz of dc system in aircraft power system
should be less than 5% [181]. From the leakage current regulation point of view, even
low-frequency CM voltage results in a leakage current due to lots of CM capacitors in
every dc-dc converters on dc-side.
The low-frequency CM voltage ripple in split-phase single-phase system, as shown in Fig. 3.25, is mainly from $v_{gCM}$ and $v_{ripple}$, which can be attenuated by imposing dc CM filters. However, due to the limited value of dc CM capacitors, the total size of the CM choke will be extremely big, therefore reducing the total power density of the converter system.

Another approach to addressing the low-frequency CM voltage ripple, proposed in this paper, is to generate the corresponding low-frequency CM voltage by full-bridge. As depicted in Fig. 3.12, it shows the terminal switching schemes of each phase-leg and the CM voltage $v_{CM}$. Since $t_a$ equals $t_b$ for unipolar modulation, the average value of the CM voltage equals zero all the time. The low-frequency $v_{CM}$, however, can be modulated by the CM duty-cycle $d_{CM}$ to slightly change the ratio between $t_a$ and $t_b$. As such, the modified unipolar modulation scheme and the associated feedback controller are proposed in Fig. 3.45. $R_L$ is a small resistor with only several $\Omega$. 

![Diagram](image-url)  
**Fig. 3.45**: Proposed low-frequency dc CM voltage modulation scheme and controller
The negative dc-rail CM voltage $v_{dc,N}$ is measured and filtered by the high-pass-filer HPF to eliminate the dc component leaving only the low-frequency ripple information. A CM duty cycle $d_{CM}$ is generated by the compensator $H_{CM}$ plus the resonant controller $R_{CM}$, and is injected into the unipolar modulator. The form of $H_{CM}$ and $R_{CM}$ are shown in (26) and (27).

$$H_{CM}(s) = K \frac{(s + \omega_{z1})(s + \omega_{z2})}{s(s + \omega_{p1})(s + \omega_{p1})},$$  \hspace{1cm} \text{(26)}

$$R_{CM}(s) = 2k \frac{s}{s^2 + (2\omega_o)^2}, \quad \omega_o = 2\pi 60 \text{ rad/s}$$  \hspace{1cm} \text{(27)}

In (26), two zeros are placed around the resonant frequency ($L_{CM}$, $2C_{DM,s}$) for desired phase-margin; two poles are placed after the crossover frequency to attenuate the high-frequency noises. $R_{CM}$ is to achieve the high loop-gain at 120 Hz for better control performance. The corresponding low-frequency CM voltage in the full-bridge output terminals is shown in (28).

$$v_{CM} = \frac{1}{2} [V_{AN} + V_{BN}] = \frac{1}{2} \left[ \frac{1}{2} v_{dc} (d_{CM} + d_{ab}) + \frac{1}{2} v_{dc} (d_{CM} - d_{ab}) \right] = \frac{v_{dc}}{2} d_{CM}$$  \hspace{1cm} \text{(28)}

The state feedback control block diagram is shown in Fig. 3.46. The control objective is to force the measured $v_{dc,N}$ as a constant dc value, namely eliminating the low-frequency ripple. In order to design the controller, the control-to-output small-signal model $G_{vd}(s)$ is obtained in (29) by applying the quasi-static modeling process. $H_{delay}$ represents the one switching-cycle digital computation delay.
The control voltage reference $v_{ref}$ is the dc component of the $v_{dc_N}$, generated by a low-pass-filter (LPF). Similarly, as shown in Fig. 3.45, a HPF is used instead to generate the error signal $v_e$.

The transient simulation result, as seen in Fig. 3.47, shows that the low-frequency dc CM voltage ripple is being regulated and reduced when the CM voltage controller starts generating the CM duty-cycle $d_{CM}$. Fig. 3.48 and Fig. 3.49 also show the steady-state negative dc-rail CM voltage level $v_{dc_N}$ (under around 10 kW power condition) with and without the proposed CM voltage controller. The voltage ripple is reduced by 80%, likewise the reduction of corresponding dc low-frequency leakage current.

$$G_{vl}(s) = \frac{v_{dc_N}}{d_{CM}}$$

$$= \frac{v_{dc}}{2} \frac{sR_L \cdot 2C_{DM_s} + 1}{s^2L_{CM} \cdot 2C_{DM_s} + sR_L \cdot 2C_{DM_s} + 1}$$

Fig. 3.46: State feedback control block diagram
Fig. 3.47: Transient period simulation waveform of $v_{dc,N}$ when the CM controller is initiated, $v_{dc,N}$ (orange) [25V/DIV], $d_{CM}$ (blue) [50m/DIV].

Fig. 3.48: $v_{dc,N}$ (magenta) [25V/DIV] without the proposed controller.

Fig. 3.49: $v_{dc,N}$ (magenta) [25V/DIV] with the proposed controller.

3.3.1.2. CM Inductor Design

The basic modeling of single-phase CM choke and its design can be found in [196]. The design of $L_{CM}$ should take the saturation issue into account in the proposed ac filter structure. Besides the leakage inductance of the CM choke [197], the major contributor to the saturation of the $L_{CM}$ is the switching-frequency volt-second excitation VS generated by the PWM switching function [198], as labeled in Fig. 3.50.

![Fig. 3.50: Volt-second generated by CM terminal voltage](image)

The CM volt-second applied on the CM choke $L_{CM}$ is shown in (30).
\[ VS = \int v_{CM} \, dt \]  

(30)

\( V_{CMC} \) is the volt-second excitation applied on the CM choke \( L_{CM} \). Based on Fig. 3.16, \( V_{CMC} \) is derived as shown in (31).

\[
v_{CMC} = v_{CM}(\omega) - \omega^2 \left( 0.5L_{DM} + L_{CM} \right) \cdot \left( \frac{2C_{DM_{s}}}{2C_{dc_{s}}} \right) \left( \frac{1 - \omega^2 (0.5L_{DM} + L_{CM}) \cdot \left( \frac{2C_{DM_{s}}}{2C_{dc_{s}}} \right)}{1 - \omega^2 - \omega_r^2} \right)
\]

(31)

There are two frequency volt-second components: switching frequency volt-second and low-frequency volt-second. The switching-frequency volt-second is due to the PWM switching.

Since \( \omega_r \) is much lower than the switching frequency, most of the high-frequency CM voltage will be applied onto the CM choke \( L_{CM} \). Thus, (31) can be simplified, as shown in (32).

\[
v_{CMC} \approx v_{CM}
\]

(32)

There are two possible switching-frequency maximum volt-second points. One occurs when the ac current \( I_{ac} \) is zero-crossing. At this instant, the CM duty-cycle reaches the peak value (close to 0.5). Another one occurs when the dc-link voltage reaches the peak value \( V_{dc} + |v_{ripple}| \).

These two possible switching-frequency maximum points are shown below in (33) and (34), respectively.

\[
VS_{H1} = V_{CMC}t_{CM} = \frac{1}{2} V_{dc_{\text{CM}_{\text{max}}}}
\]

(33)

\[
VS_{H2} = V_{CMC}t_{CM} = \frac{1}{2} V_{dc_{\text{max}}t_{CM}}
\]

(34)

If the full-bridge operates as the inverter, the dc-link voltage and its ripple level are determined by the dc-source, such as PV panels. The maximum volt-second point can be determined by comparing these two possible maximum points.

\[
VS_{\text{max}_{H}} = \max \{VS_{H1}, VS_{H2}\}
\]

(35)
If the full-bridge operates as the rectifier, these two possible maximum points can be represented by Fig. 3.51 and Fig. 3.52. It can be derived that when CM duty cycle reaches 0.5, the dc-link voltage $v_{dc}$ stays at the average value.

The volt-second is shown in (36). When the dc-link voltage reaches the peak value $V_{dc} + |v_{ripple}|$, the volt-second is derived in (37), where $M$ is the full-bridge modulation index.

$$V_{S_{H1}} = \frac{1}{2} V_{dc} \frac{1}{2} T_s$$  \hspace{1cm} (36)

$$V_{S_{H2}} = \frac{1}{2} \left( V_{dc} + |v_{ripple}| \right) \frac{1}{2} \left( 1 - \frac{M}{\sqrt{2}} \right) T_s$$  \hspace{1cm} (37)

The maximum switching-frequency volt-second can be calculated by solving (36) and (37) and choosing whichever value is the largest. In a practical case, under unity power factor conditions, the volt-second in (36) is the maximum point.

$$V_{S_{max, H}} = V_{S_{H1}}$$  \hspace{1cm} (38)

The low-frequency (mainly 120 Hz) volt-second is due to the CM voltage generated by $d_{CM}$, and the corresponding volt-second is shown in (39).

$$V_{S_{L}} = \int \frac{1}{2} v_{dc} d_{CM}$$  \hspace{1cm} (39)

$V_{S_{L}}$ in (39) reaches the peak value $V_{S_{L_{max}}}$ every half cycle (120 Hz). If $d_{CM}$ is expressed in (40), the generated maximum low-frequency volt-second $V_{S_{L_{max}}}$ is derived in (41).

$$d_{CM} = M_{CM} \sin(2\omega_o t), \omega_o = 2\pi 60 \text{ rad/s}$$  \hspace{1cm} (40)
As such, the maximum low-frequency volt-second applied on the CM choke $L_{CM}$ is derived as:

$$VS_{L_{max}} = \frac{1}{2} V_{dc} \frac{M_{CM}}{\omega_o}$$

(41)

The total maximum volt-second applied on $L_{CM}$ is shown in (43), which determines the design of $L_{CM}$. In order to avoid the saturation of $L_{CM}$, the number of turns $N_c$ and the core cross-sections $A_c$ have to fulfill the requirement in (44).

$$VS_{total_{max}} = VS_{max_{L}} + VS_{max_{H}}$$

(43)

$$N_c \cdot A_c > \frac{VS_{total_{max}}}{B_{max}}$$

(44)

As seen in (44), it determines the value of $N_c$ and $A_c$, thus determining the $L_{CM}$ value. A magnetics material with proper permeability has to been chosen for the optimal design.

In this paper, in order to freely tune the value of $L_{CM}$, an air-gap is designed and implemented. The design procedure of this CM choke $L_{CM}$ and $C_{DM,s}$ capacitor are proposed simply as follows. Firstly, design the core size and number of turns based on (44). Then, design the $L_{CM}$ value by designing the air-gap value. Finally, based on (16), design the $C_{DM,s}$ to obtain the resonant frequency $\omega_r$ for a desired CM noise attenuation.

A nanocrystalline toroid core with air-gap is designed as shown in Fig. 3.53. The core is over-designed leaving 40% saturation margin. The air-gap is 0.1 mm and the number of turns is 25.
As shown in Fig. 3.54, the measured CM inductance in the interested frequency range is about 3.5 mH. The resonant frequency $\omega_c$ is chosen around 0.9 kHz, and the corresponding $C_{DM,s}$ is 5.6 μF. $C_{DM,P}$ is 6.6 μF ($C_{DM} = 10$ μF).

![Fig. 3.54: Impedance measurement of fabricated $L_{CM}$](image)

### 3.3.1.3. Experimental Evaluation

The experimental evaluation is conducted under a 10 kW single-phase grid-connected PWM converter prototype with a DSP-FPGA digital control platform. The converter parameters are shown in Table 2.1. The HPF implemented in DSP is a three-order Chebyshev type I filter. As shown in Fig. 55, about 50 V of the low-frequency dc CM voltage ripple (measured between negative dc-rail and ground) appears without the proposed controller under 5 kW power condition. The input ac voltage is 240 V rms, and the dc-link voltage is regulated at 500 V. The proposed CM voltage controller regulates the ripple within 2 V, as seen in Fig. 56, reducing the low-frequency dc leakage current accordingly by more than 90%.
Fig. 3.55: Grid-connected ac power regulation without the proposed CM voltage control. Negative dc-rail CM voltage \( v_{dc,N} \) (green) [50V/DIV], Grid voltage \( V_{ac} \) (orange) [500V/DIV], Ac current \( I_{ac} \) (blue) [50A/DIV]

Fig. 3.56: Grid-connected ac power regulation with the proposed CM voltage control. Negative dc-rail CM voltage \( v_{dc,N} \) (green) [50V/DIV], Grid voltage \( V_{ac} \) (orange) [500V/DIV], Ac current \( I_{ac} \) (blue) [50A/DIV]

Fig. 3.57 shows the measured CM voltages of 380 V dc-bus voltages under 7.5 kW condition. Without the proposed active controller, the low-frequency CM voltage ripple reaches around 70 V. Fig. 3.58 shows the same variables with the proposed controller under the same test condition. The CM voltage ripple is reduced lower than 5V.

Fig. 3.57: Positive and Negative dc-rail CM voltage of 380 V dc-bus [100V/DIV] without the proposed active controller

Fig. 3.58: Positive and Negative dc-rail CM voltage of 380 V dc-bus [100V/DIV] with the proposed active controller

Fig. 3.59 shows the current \( i_c \) flowing into the mid-point of dc-link, as labeled in Fig. 3.21. Only 0.6 rms A current is observed, showing a very small power loss caused by the modified filter structure and the proposed controller.
Fig. 3.59: Current flowing into the mid-point of dc-link $i_c$ (blue) [2A/DIV], Grid voltage $V_{ac}$ (green) [500V/DIV]

3.3.2. LOW-FREQUENCY DC-SIDE CM VOLTAGE RIPPLE REDUCTION IN THREE-PHASE SYSTEMS

Although the low-frequency CM voltage source has been eliminated by using the carrier-based PWM modulation method, the dc-side low-voltage CM voltage ripple still exists due to multiple reasons, such as asymmetrical phase-legs, dead time, non-identical components, unbalanced input voltage, and input harmonics. Fig. 3.60 and Fig. 3.61 show the two simulation conditions under the balanced input and the unbalanced input conditions, respectively. Both conditions reveal the dc-side low-frequency CM voltage ripple, which is more severe under the unbalanced input condition.
Fig. 3.60: Negative dc-rail CM voltage under balanced input condition. Top waveforms show three-phase inductor current (upper waveform) [20A/DIV], and bottom waveform shows the negative dc-rail CM voltage \(v_{dc,N}[10V/DIV]\)

Fig. 3.61: Negative dc-rail CM voltage under unbalanced input condition. Top waveforms show three-phase input voltage (upper waveform) [100V/DIV], and bottom waveform shows the negative dc-rail CM voltage \(v_{dc,N}[25V/DIV]\)

The proposed solution, similar as the single-phase case, is to use the active filter method. Using the open-loop PQ control as an example, as shown in Fig. 3.62, the negative dc-rail CM voltage is measured to generate a CM duty cycle \(d_{CM}\), and the current-loop control is accomplished in the \(d-q\) frame.

![Open-loop PQ control with proposed CM voltage control](image)

Fig. 3.62: Open-loop PQ control with proposed CM voltage control

The control design consideration and procedure are exactly the same as the single-phase case. By using the proposed CM voltage control, the CM voltage ripple can be
reduced by more than 80% under both balanced and unbalanced input conditions, which are shown in Fig. 3.63 and Fig. 3.64, respectively.

Fig. 3.63: Negative dc-rail CM voltage under balanced input condition with proposed control. Top waveforms show three-phase inductor current (upper waveform) [20A/DIV], and bottom waveform shows the negative dc-rail CM voltage $v_{dc,N}$ [10V/DIV]

Fig. 3.64: Negative dc-rail CM voltage under balanced input condition with proposed control. Top waveforms show three-phase input voltage (upper waveform) [100V/DIV], and bottom waveform shows the negative dc-rail CM voltage $v_{dc,N}$ [25V/DIV]

3.3.3. LOW-FREQUENCY DC-SIDE CM VOLTAGE RIPPLE REDUCTION IN ASYMMETRICAL SINGLE-PHASE SYSTEMS

The previous proposed active filter method can be applied to reduce the low-frequency CM voltage ripple. But it generates a large CM duty-cycle, which needs either to lower the modulation index or to increase the dc-link voltage level. Thus, for the interface between asymmetrical single-phase and dc system, the most straightforward solution is to have an additional isolation stage.

Another solution which can decouple the dynamics between ac and dc-side on both DM and CM properties is to use the symmetrical two-stage topology, as shown in Fig. 3.65. The second-stage achieves more controllability of the dc-side common-mode voltage level at any value (between $-0.5V_{dc}$ and $0.5V_{dc}$), which is also a topology solution if the future dc standards have a strict requirement of dc CM voltage level. This topology also provides both short-circuit and ground-fault protections by turning off the switches.
3.3.4. CONCLUSION

A low-frequency dc CM voltage active controller and a modified modulation scheme are proposed for a single-phase grid-connected full-bridge PWM converter system. The controller is based on a modified ac passive filter structure to effectively reduce both the high-frequency and the low-frequency dc CM voltage noise and the associated dc leakage current. The volt-second issue for the ac CM choke design is also discussed.

3.4. EMI ATTENUATION IN BUS-INTERFACE BI-DIRECTIONAL CONVERTER SYSTEM

3.4.1. INTRODUCTION

The high-frequency switching of the current and voltage in power electronics can easily generate the fast di/dt and dv/dt noises, namely the EMI noises. The EMI noises which propagate in the system can potentially harm the neighbor component and deteriorate the system operation. Typically, an electrical system, as shown in Fig. 3.66, with power electronics converters can be categorized, in terms of EMI study, into the EMI noise source and victim, which normally are the power electronics converters and the system that ties to the converters, e.g., grid, respectively.
The total EMI noises produced in a system can be categorized into conducted and radiated EMI noises. The range of conducted EMI is determined by the application of the product. Most residential and commercial applications regulate the conducted region between 150 kHz and 30 MHz. Some military or sensitive applications go as far down at 10 kHz while above 10-30 MHz is usually considered radiated noise. Radiated EMI is typically for the frequencies above the conducted region; it will not be considered here since it has fundamental differences from the focus of this study. As shown in Fig. 3.67, there have been extensive researches on the EMI mitigation in the power converters in appliances and IT equipment. Several EMI standards prevail for measurement between ac load and ac source by using the EMI measurement tool: LISN which provides the DM and CM impedance as required. The reason of using LISN is to decouple the impact of the various sources on measurement system.

The growing adoption of dc distribution system and long dc cable require the consideration of the dc-side EMI noise mitigation. Some of the standards, e.g., FCC Part 15, are being used for low-power dc-dc converters in the distributed power system in telecoms applications, and a set of standards [93] define the dc-side EMI limit in the dc-fed motor drives as seen in Fig. 3.68. However, in a generic distribution system, the dc-side EMI measurements are still in question and waiting for standards. For example, several studies [88, 89, 91] on dc-side EMI measurement in the PV grid-interface system, since no standards, directly use the measurement setup for ac-side. Reference [90] presents a LISN whose CM impedance is 150 Ω for the RF measurement on the dc side.

Many applications require both the ac and dc side EMI noise to be attenuated. Examples are seen in battery-charger systems in EV, bus-interface bi-directional converter in ac/dc distribution system, large-scale PV systems. The common characteristic of these systems is that both-side of the converter are actually “distribution
buses” tied with many other components. Although, the dc-fed motor drives need the mitigation of both ac and dc-side EMI. However, only dc-side can still be regarded as the bus-interface and need a LISN.

Notice that LISN is to isolate between power source and power converters. Thus, for those bi-directional converter systems, LISN has to be used on both sides for isolation and measurement, which eventually leads to the dilemma. If LISN is put on the dc-side for noise measurement, the ac system will be included in the measurement system, vice versa. As shown in Fig. 3.69, the ac system grounding scheme influence the dc-side noise measurement. If two LISN are put on both ac and dc-side to isolate both ac and dc bus impact, as shown in Fig. 3.70, an additional CM propagation path forms due to the LISNs which dramatically change the EMI propagation characteristics.

The tentative EMI measurement of bi-directional converter in this chapter is to use one LISN and follow the typical EMI measurement setup and procedure. However, this EMI measurement issue needs further standardization of EMI measurement in bi-directional bus-interface converter system.

The following discussion presents one specific EMI filter design issue in this bus-interface bi-directional converter system, showing how dc and ac-side CM noises are strongly coupled and eventually influences the filter design. Ac-dc single-phase bus-interface system is used for analysis.

**3.4.2. GROUNDING CAPACITOR IMPACT IN EMI FILTER DESIGN ON BOTH-SIDES**

The basic EMI filter structure in the utility bi-directional converter system can be found in Fig. 3.71. The objective of EMI filter design is to attenuate the EMI noise on both-side.
Ac and dc-side differential-mode (DM) noises are decoupled due to the relatively large dc-link capacitor inside the ECC converter [95]. Therefore, the DM filter can be designed independently by identifying the ac and dc-side DM source/loop impedances as well as the attenuation requirement; the typical EMI filter design procedure can be used to attenuate the DM noises level. The dc and ac-side CM noises, however, are fully coupled via the ground plane, which is illustrated by a typical CM equivalent circuit (Fig. 3.72) where $V_{CM}$ is the equivalent CM noise source due to the PWM switching.

The CM filter design in turn becomes much more complicated. The dc-side CM EMI filter, for example, will change the CM propagation path impedance [95, 96], thereby requiring redesign of the ac-side CM filter and vice versa. CM capacitors are commonly used in switching power electronics for CM noise reduction. As shown in Fig. 3.73, the typical ac and dc CM filters are implemented.
The grounding capacitor \( (C_{CM2}) \) bypasses the CM noise, thus reducing the dc-side CM noise; however, more noises will be measured on the ac-side \([95]\). This can be also explained from an impedance perspective. As shown in Fig. 3.73, the dc-side component can be simply modeled as a source impedance \( Z_{dc,s} \) for ac-side filter design, and large \( C_{CM2} \) reduces this source impedance. Without \( C_{CM2} \), the \( Z_{dc,s1} \) in (45) is mainly determined by a dc stray capacitance whose impedance \( Z_{DC} \) is much higher than \( Z_{dc,s2} \) in (46) with \( C_{CM2} \). Thus the total CM prorogation path impedance with \( C_{CM2} \) is much smaller, leading to higher ac-side noise. The ac-side grounding capacitors will have the same effect to the dc-side CM noise level.

\[
Z_{dc,s1} = Z_{DC} + Z_{LCM3} \approx Z_{DC} \\
Z_{dc,s2} = (Z_{DC} + Z_{LCM2}) // Z_{CCM2} \approx Z_{CCM2} 
\]

Therefore, the EMI filter design in bi-directional converter system has to pay more attention to the CM grounding capacitors. It’s better to reduce the grounding capacitors value or use some approach to decouple the grounding capacitor impact to both ac and dc-side CM EMI filter design.

### 3.4.3. Floating Filter in Bi-directional Converter System

As discussed in previous chapters, a modified ac filter structure is introduced to reduce the dc-side leakage current level. As a matter of fact, the proposed ac filter has a strong performance improvement on the ac-side CM noise level. And this filter is renamed as a floating filter. So firstly, the ac-side CM noise attenuation can be compared between the normal ac filter and the floating filter.

In order to simplify the discussion, the heatsink is considered to be floated firstly, without any ground connection on it. Then, the stray capacitance between the device and ground, which would be the stray capacitance between device and heatsink in series with the stray capacitance between heatsink and ground, can be ignored due to the small value.

The EMI noise attenuation improvement is obtained by comparing the CM noise currents measured by the ac LISN between the circuit in normal ac filter in Fig. 3.74, and with the floating filter in Fig. 3.75. \( Z_1 \) and \( Z_2 \) are the impedance of equivalent CM choke; \( Z_{dc,s} \) is the impedance of the dc-side equivalent CM components; \( Z_{GND} \) is the impedance.
of the copper ground plane; \( Z_{CMLISN} \) is the CM impedance of the ac LISN. \( Z_3 \) in Fig. 3.75 is the impedance of the floating filter return path.

![Fig. 3.74: CM equivalent with a normal ac filter](image1)

![Fig. 3.75: CM equivalent with a floating filter](image2)

The CM current measured by ac LISN in both circuits are shown in (47). \( i_{CM1} \) is obtained by the assumption that \( Z_3 << Z_2 \).

\[
\begin{align*}
  i_{CM1} &\approx v_{CM} \frac{Z_3}{Z_3 + Z_1} \frac{1}{Z_2 + Z_s + Z_{GND} + Z_{CMLISN}} \\
  i_{CM2} &= v_{CM} \frac{1}{Z_1 + Z_2 + Z_s + Z_{GND} + Z_{CMLISN}} 
\end{align*}
\]

(47)

The insertion gain \( (i_{CM1}/i_{CM2}) \) is shown below.

\[
H_{\text{insertion}} \approx 20\log_{10} \left( 1 + \frac{Z_1}{Z_3} \right) + 20\log_{10} \left( \frac{1}{Z_1} \frac{Z_1}{Z_2 + Z_{GND} + Z_{CMLISN}} + 1 \right)
\]

(48)

The two terms determines the attenuation improvement. Due to the lumped component of \( Z_1 \) and \( Z_3 \), the attenuation improvement throughout the frequency range is
mainly due to the first term. However, the second-terms will change the improvement in high frequency range, especially around the resonant frequency of \((Z_2, Z_{dc,s})\). Since \(Z_1 \gg Z_3\), large attenuation improvement can be accomplished.

A simulation circuit is built to identify the analysis. The first simulation is conducted under the circuit model as shown in Fig. 3.76. All the components in simulation are shown in Table 3.7.

![CM equivalent circuit with major components parasites](image)

**Table 3.7: Lumped components in simulation**

<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>(L_1)</td>
<td>3 mH</td>
</tr>
<tr>
<td>(L_2)</td>
<td>2 mH</td>
</tr>
<tr>
<td>(Z_{dc,s})</td>
<td>1 nF</td>
</tr>
<tr>
<td>(R_1)</td>
<td>2</td>
</tr>
<tr>
<td>(C_1)</td>
<td>11 uF</td>
</tr>
<tr>
<td>(Z_{GND})</td>
<td>ESL1</td>
</tr>
<tr>
<td>(Z_{CMLISN})</td>
<td>RD1</td>
</tr>
<tr>
<td>(Z_{CMLISN})</td>
<td>RD2</td>
</tr>
</tbody>
</table>

The in-circuit attenuation results \((i_{CM}/v_{CM})\) are shown in Fig. 3.77, where the blue color and purple color waveforms are the result for Fig. 3.74 and Fig. 3.75, respectively. It is clearly seen that the floating filter provides a large CM noise attenuation improvement. The insertion gain \(H_{\text{insertion}}\) is shown in Fig. 3.78.
Fig. 3.77: Simulation results of in-circuit attenuation $(i_{CM}/v_{CM})$: purple waveform is $i_{CM}/v_{CM}$; blue waveform is $i_{CM2}/v_{CM}$.

Fig. 3.78: Insertion gain $(i_{CM}/i_{CM2})$ achieved by the floating filter.

However, if the converter heatsink is grounded, the stray capacitance (~50 pF) between device and ground cannot be ignored. Then the CM equivalent circuit with the floating filter would be shown in Fig. 3.79. $Z_s$ is the CM impedance of the stray capacitance between devices and ground.

![CM equivalent circuit](image)

Fig. 3.79: CM equivalent circuit by considering the stray capacitor between device and ground.

It is seen that two additional CM propagation paths forms as shown in the red and blue color. The red-color CM current flow through the LISN, so that the CM noise actually increases due to this, whereas this CM noise doesn’t exist in normal ac filter structure. Therefore, the CM noise attenuation improvement by using floating filter when the heatsink is grounded would not as big as the one when the heatsink is floated.

Firstly the $Z_s$ and $Z_{dc,s}$ form as a voltage divider, and the $Z_{dc,s}$ is in parallel with the impedance in the red path. A simplified circuit which only considers the two additional CM current paths ($i_{CMa}$, $i_{CMb}$) is shown in Fig. 3.80. Smaller voltage applied on $Z_{dc,s}$ will
results in smaller $i_{CMa}$. Therefore, the additional current following into LISN is proportional to $Z_{dc_s}/(Z_s+Z_{dc_s})$.

\[ \frac{i_{CMa}}{v_{CM}} = \frac{Z_s}{Z_s + Z_{dc_s}} \]

Fig. 3.80: Simplified CM equivalent circuit by considering the stray capacitor between device and ground

The simulation is conducted by considering the $Z_s$, which is 50 pF. The in-circuit attenuation ($i_{CMa}/v_{CM}$) are shown in Fig. 3.81. The orange waveform is the result without $Z_s$. The purple waveform is the result with 50 pF $Z_s$ and 1nF $Z_{dc_s}$, while the blue waveform is the result with 50 pF $Z_s$ and 2 nF $Z_{dc_s}$. It is clearly seen that the attenuation achieved by the floating filter is increased by adding more dc grounding capacitor.

Fig. 3.81: In-circuit attenuation of $i_{CMa}$: maroon color is result without $Z_s$; purple and blue plots are the results with (50 pF $Z_s$ 1 nF $Z_{dc,s}$) and (50 pF $Z_s$ 2 nF $Z_{dc,s}$), respectively

Fig. 3.82: Attenuation improvement by floating filter: maroon color is result without $Z_s$; purple and blue plots are the results with (50 pF $Z_s$ 1 nF $Z_{dc,s}$) and (50 pF $Z_s$ 2 nF $Z_{dc,s}$), respectively

It is seen that bigger $Z_{dc,s}$ helps reduce the ac-side CM noise after the resonant frequency ($Z_{dc,s}, Z_2$) with the floating filter structure. Therefore, the floating filter reduces the ac CM noise but also decouple the impact of $Z_{dc,s}$ to the ac-side.

As mentioned before, the dc-side EMI measurement is not clear so far. On the dc-side, the utility-interface bi-directional converter is also tied to the bus, so a LISN is needed for measurement. Tentatively, the standard in aircraft [181] is used to design and measure the
dc-side EMI. However, the placement of LISN will change the real operation, due to additional ground loops. In order to isolate the ground loop, the transformer is connected on the ac-side. A CM equivalent circuit for dc-side EMI measurement is shown below in Fig. 66. Additional CM choke $L_3$ (2 mH) is put for dc-side CM noise attenuation. $C_{dc_s}$ (e.g., 10 nF) is the ac-side grounding capacitor. There are two CM noises paths which are measured by dc-side LISN, as shown in Fig. 3.83. $Z_s$ and $Z_{dc_s}$ form a voltage divider, and the noise is proportional to the $Z_{dc_s}(Z_s+Z_{dc_s})$, which become a major contributor to the noise. It can be seen that after the resonant frequency of ($C_{dc_s}$, and $L_3$), the noise in red path is bypassed by $C_{dc_s}$, and after the after the resonant frequency ($C_s$, $L_1+L_2$), the noise in red path is also bypassed by $C_s$. Since the floating filter only reduces the CM noise in red path, the floating filter gives a limited improvement of the attenuation on the dc-side CM noise, especially in the high-frequency range.

As shown in the simulation results in Fig. 3.84, the dc-side CM noise is mostly determined by the noise in the blue path. So the in-circuit attenuation results of CM noise ($i_{CM}/v_{CM}$) with and without the floating filter are very close.

![Fig. 3.83: CM equivalent circuit for dc-side CM noise measurement](image)

\[ Z_{CMLISN} \]

\[ R_{D1} \]

\[ L_3 \]

\[ EPC1 \]

\[ C_{dc_s} \]

\[ L_1 \]

\[ EPC1 \]

\[ L_2 \]

\[ EPC2 \]

\[ R_{D1} \]

\[ Z_{GND} \]

\[ C_{ac_s} \]

\[ i_{CM} \]

\[ v_{CM} \]
Fig. 3.84: In-circuit attenuation of CM noise \( (i_{CM}/v_{CM}) \) with (purple) and without (blue) the floating filter

### 3.4.4. EMI Filter Implementation and the Noise Measurement

The experiments, as shown in Fig. 3.85, are conducted to measure the EMI noise level on both dc and ac-side of the utility-interface converter system. Using the same filter structure in Fig. 3.21, the floating filter CM noise attenuations are measured. When the heatsink is floated, the CM EMI noises with and without the floating filter (disconnect the return path) are shown below in Fig. 3.86. It is seen that a large attenuation is achieved by the floating filter.
The measured ac-side CM noises with and without the floating filter, when the heatsink are grounded, are shown in Fig. 3.87. Due to the stray capacitance between devices and ground, the attenuation improvement is not as much as of the ungrounded heatsink condition.

If a 1.5 nF grounding capacitors are added on the dc-link, the CM noise measurement results is shown in Fig. 3.88. About 10 dB more attenuation is achieved by the floating filter, simply because lower $Z_{dc,s}$ help reduces the CM noise $i_{CMa}$ in Fig. 3.79, so the performance of floating filter approaches the ungrounded heatsink case.
Fig. 3.88: Ac-side CM noise measurement results with floating filter (grey) and result by adding additional 1.5 nF grounding capacitor on dc-link (black)

The ac-side filter structure is shown in Fig. 3.89 with a multi-stage EMI filter. The parameters are shown in Table 3.8, and the total EMI noise measurement is shown in Fig. 3.90. The DM filter has two stages: $L_{ac1}$, $(C_{DM,P}+0.5C_{DM,S})$, $L_{ac2}$, $C_{DM2}$. As discussed before, $L_{ac1}$, $(C_{DM,P}+0.5C_{DM,S})$, $L_{ac2}$ also forms as a LCL harmonic filter, so the $C_{DM2}$ is designed and tuned simply to meet the EMI specification according to the terminal DM EMI spectrum in Fig. 3.13.

![AC-side converter filter structure](image)

**Table 3.8: Ac passive filter value**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Value</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$L_{ac1}$</td>
<td>260 μH</td>
<td>$C_{dc_{com}}$</td>
<td>1.5 nF</td>
</tr>
<tr>
<td>$C_{DM,S}$</td>
<td>5.6 μF</td>
<td>$L_{CM1}$</td>
<td>2 mF</td>
</tr>
<tr>
<td>$C_{DM,P}$</td>
<td>6.6 μF</td>
<td>$C_{CM}$</td>
<td>3 nF</td>
</tr>
<tr>
<td>$L_{ac2}$</td>
<td>25 μF</td>
<td>$C_{DM2}$</td>
<td>1.5 uF</td>
</tr>
<tr>
<td>$L_{CM}$</td>
<td>3.5 mF</td>
<td>$C_{dc_s}$</td>
<td>50 uF</td>
</tr>
<tr>
<td>$L_{CM2}$</td>
<td>2 mF</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

-108-
The CM filter includes a floating filter and additional two-stage T type EMI filter: \( L_{CM2}, C_{CM}, \) and \( L_{CM3} \). The design criterion is the impedance mismatch. \( L_{CM3} \) is used due to the small CM LISN impedance (\( \sim 25 \Omega \)). \( L_{CM2} \) is for impedance mismatch with \( C_{DM,s} \), fully utilizing the floating filter. The design is based on the terminal CM noise spectrum in Fig. 3.14. Due to \( C_{dcm} \), which dominates the dc-side CM impedance, the CM propagation path impedance can be roughly estimated. Several iterations according to test are needed after the initial design.

![Total noise](image)

Fig. 3.90: AC-side total EMI noise measurement

Fig. 3.91 shows the dc-side filter structure, and the parameters are shown in Table 3.9.
A two-stage DM filter, $L_o$, $C_o$, $L_{oDM}$, $C_{oDM}$, is used for DM noise attenuation. The design is based on the simulated terminal DM noise $V_{oDM}$ with the closed-loop control, as shown in Fig. 3.92, or can be estimated roughly by equation (48) with open-loop constant duty-cycle. However, (48) will give some error due to the neglect of the duty-cycle ripple.

$$V_{oDM}(n\omega_s) = \frac{2V_{dc}}{n} \sin(n\pi D)$$  \hspace{1cm} (48)
Fig. 3.92: Terminal voltage noise of the second-stage converter, $V_{oDM}$

$L_o$ and $C_o$ are already design based on ripple current and voltage requirement. $L_{oDM}$ and $C_{oDM}$ are design and tuned to meet the EMI requirement. Since the second-stage filter is outside of the control loop, a damping resistor has to be implemented to attenuate the resonant peak point of the output impedance to avoid potential system stability issue. The damping resistor is simply chosen the same as the droop resistor $R_d$ in control system, as shown in (49), so the converter high-frequency output impedance will be the same as the low-frequency range.

$$R_{oD} = R_d \quad \text{(49)}$$

As shown in Fig. 3.93, the damping resistor $R_{oD}$ effectively reduces the output impedance resonant peak point, and the high frequency output impedance is same as the low-frequency range, which is determined by the droop resistor.

Fig. 3.93: Converter output impedance with (purple) and without (blue) the damping resistor
The grounding resistance $R_g$ is used to clamp the dc-bus CM voltage when the dc distribution system goes into the stand-alone mode. The CM voltage will shift from (-300 V, 80 V) CM voltage to (-190 V, 190 V) due to $R_g$.

Two-stage CM filter is used for the CM noise attenuation. As discussed before, the dc-side CM noise is highly related to the $C_s$, and thus the filter needs several iterations. The $L_{oCM2}$ is also used to block the CM noises propagated from other converters tied on the dc-bus. As shown in Fig. 3.94, the dc-side CM noise measurement results with and without the floating filter. The results show that the floating filter doesn’t achieve much additional EMI noise attenuation, especially in the high-frequency range. The total EMI noise result is shown in Fig. 3.95. It is seen that the DM noise dominates the total noise. The CM filter is a little overdesigned to attenuate CM noise, simply because in the operation, lots of dc grounding capacitors contributes CM noise flowing through utility-interface converter. There are several dc-bus capacitors, so the DM noise is not as critical as CM noise.

![Fig. 3.94: Dc-side CM EMI noise with (black) and without (grey) the floating filter](image1)

![Fig. 3.95: Dc-side total EMI noise measurement result](image2)

The final circuit diagram and control system is shown below in Fig. 3.96, the physical layout and the major components are labeled in Fig. 3.97, and the complete utility-interface bi-directional converter as well as the control system is shown in Fig. 3.98.
Fig. 3.96: Ac-dc bus-interface bi-directional converter system

Fig. 3.97: Physical layout and the major components of the converter
Fig. 3.98: Complete diagram of a single-phase ac-dc bus-interface bi-directional converter system
Based on the discussion in chapter two and chapter three, it is found that finding a “optimal design” in terms of both cost and volume is almost impossible. For example, dc-link capacitor reduction reduces the cost of capacitor and volume, but requires more control cost and higher rated devices. Increase of switching frequency reduces the high frequency energy-storage filter, especially the DM filter volume and cost, but increases the cooling system cost and volume; CM filter may be bigger as well.

3.4.5. CONCLUSION

The passive filter including the EMI filter structure is presented for single-phase utility-interface bi-directional converter system. The EMI filter design and consideration is presented for the system which both dc and ac-side EMI and power quality have to be considered. The floating filter not only reduces the dc-side leakage current level, but also gives a large ac-side EMI CM noise attenuation performance. Some of the filter design considerations, such as damping, saturations.
Chapter 4. Modeling of Grid Synchronization in AC-DC Bus-Interface Converters

This chapter presents grid synchronization, which is a major grid interface issue. First, a novel single-phase phase-locked loop (PLL) is presented to reduce the output frequency noises caused by multiple sources, and a comprehensive explanation of the modeling of PLL is given during the discussion.

Then, the discussion focuses on the converter output frequency behavior at weak grid and islanded conditions. A generic quasi-static PLL model is proposed to predict the PLL behaviors, such as the nonlinear oscillations and the frequency drifting. Many results can be directly drawn from the model to understand many grid synchronization stability issues reported from industry.

4.1. Single-Phase Phase Locked Loop System

4.1.1. Introduction

A crucial component of the single-phase (1Φ) power conversion system is the phase-locked-loop (PLL) that tracks the grid voltage’s frequency and phase angle [101-104]. The PLL can be used not only for control and signal generation, through synthesis and transformation, but also in protection schemes to detect when the system should shut down or disconnect from the grid and enter an islanded mode of operation.

Distortions and transients often occur in the grid, such as harmonics, voltage and frequency variations, and phase shifts. A PLL must be able to phase-lock quickly and accurately, and provide low distortion outputs to the control system under all possible grid conditions. Otherwise, inaccurate and potentially harmful control of the system can arise, such as false tripping and potentially the destabilization of the grid [105-108].

Therefore, accurate, fast-responding PLLs with clean output for control and protection purposes are required to provide these measurements. This is especially
important for bus-interface bi-directional power converter systems where the power/current is regenerated back to the utility grid with a specific power factor.

As illustrated in Fig. 4.1, a typical digital PLL system is composed of a phase-detector (PD), a loop-filter (LF), and a digital-controlled oscillator (DCO) [101, 102]. The PLL synchronization speed is determined by the characteristics of the LF as well as the PD gain, and the noise in the output of the PLL $\theta_C$ is due to the PLL loop-gain, and the input signals. Generally, the PLL structures available in the literature mainly differentiate each other by the implementation of the phase detector.

![Fig. 4.1: Typical PLL structure](image)

The most commonly used PD types are: zero-crossing detection (ZCD), vector products, and sinusoidal multipliers; all of these methods are limited in their response times, accuracy, and/or application.

The ZCDs work by sensing the zero crossing of the AC voltage and comparing two crossing instances to calculate the time (and thus the frequency) between crossing events. Because of this, ZCD PDs suffer from angle estimation inaccuracies and have slow response times to disturbances due to the inherent half line-cycle delays in the measurements needed for the frequency calculation. The inaccuracies of this method come from the fact that the system can only calculate information about $\omega$ and $\theta$ twice per line-cycle, as shown in Fig. 4.2, and cannot determine system information between these times. The LF in this case, is a simple passive low pass filter (LPF). The filter is needed to reject the jitter effects of multiple zero crossings that can occur in a real system due to harmonics, switching ripple, sensor noise, etc.; and is used to smooth the discrete jumps in the estimated frequency by averaging. The system transient response and tracking times are therefore severely increased, and as such the ZCD method is rarely used in systems that require detailed information on the sub-cycle level for control purposes; it is more commonly used as a supplement to other forms of phase detection.
Vector-product PDs require multiple, independent input variables, which increases the system complexity and the number of sensed parameters that are required; vector-product PDs are common in three-phase (3Φ) systems where multiple, independent voltage variables are easily obtained. This usually comes about in the form of Park’s transformation, converting the system from the 3Φ stationary (ABC) frame to the DQ coordinate frame.

Compared with the three-phase systems, the single-phase PLL poses more challenges, especially in the presence of different grid conditions due to the reduced number of input signals. A profound drawback of the vector-product PLLs in the 1Φ system is that there is only one signal to synchronize with; an orthogonal signal must therefore be created to transform the system from the stationary frame to the DQ synchronous frame. For this reason, as shown in Fig. 4.3, the orthogonal-signal-generation-method (OGM) is required. Some of the existing measures include: delay filters [199-202], Kalman filter [203], Hilbert transformation (HT) [204], all-pass-filters (APF) [109], second-order generalized integrator (SOGI) [199], inverse Park transformation [201, 205], and other methods, such as p-q theory [206].

In some of these methods, an additional delay is introduced into the PLL loop, lowering the dynamics response [110, 200-202]. Some methods require the selection of internal parameters, which tend to become unstable [200, 201, 203, 205]. Although all OGMs generate an orthogonal signal at the line frequency, they have different dynamics responses throughout the other frequency ranges. These dynamics responses at the harmonic frequencies as well as the digital precision of OGMs have a direct impact on the PLL output performance. In addition, all of the OGMs require additional digital implementation effort and greater computation cost.
Sinusoidal multiplier-based PDs, namely the stationary-frame PLLs, are useful due to the lack of multiple line signals for synchronization, as well as their ease of implementation compared with other DQ PLLs in both analog and digital applications. Moreover, the stationary frame PLL presents a simple and distinct loop modeling and design procedure in order to optimize PLL performance. As shown in Fig. 4.4, the typical system (T-PD PLL), commonly known as the mixer system [98, 204], employs the sinusoidal multiplier phase detector (PD), which generates error voltage $V_e$, for the loop filter (LF), which in turn generates $\omega_C$.

One problem with this type of PD is that it inherently creates a $2\omega$ ripple in $V_e$ that in turn propagates through the LF and finally appears in $\omega_C$ [208-210].

Aside from the LF gain at $2\omega$, this $2\omega$ ripple level also changes with the different input line-voltage amplitudes. Fig. 4.5 shows the output frequency in terms of the different input voltages (from 240V rms to 120 V rms at 2.5 sec). The figure shows that the ripple level is proportional to the input voltage amplitude.
This fictitious noise is a by-product of the PD’s multiplication function, and should be removed prior to the LF. Previous methods to minimize this ripple effect have focused on adding filters, before and/or after the LF, which attenuate the $2\omega$ ripple [109, 200, 201, 205, 207]. These solutions generally cause the LF bandwidth and/or the phase margin to decrease resulting in slower overall synchronization speeds.

As illustrated in Fig. 4.6, a modified solution, referred to as the M-PD PLL, is proposed in [107] to modify the T-PD PLL.

This solution simply adds another trigonometric term in the PD to reduce the output steady-state ripple.

\[
V_e = \frac{V_{\text{grid}}}{2V_{pk}} \sin(\theta_g - \theta_c) + \frac{1}{2} \sin(2\theta_g + \chi) \left( \frac{V_{\text{grid}}}{V_{pk}} \right)^2 + 1 - 2\frac{V_{\text{grid}}}{V_{pk}} \cos(\theta_g - \theta_c),
\]

\[
\chi = \tan^{-1} \left( \frac{V_{\text{grid}} \sin(\theta_g - \theta_c)}{V_{\text{grid}} \cos(\theta_g - \theta_c) - V_{pk}} \right)
\]
If the pre-set value $V_{pk}$ equals the input voltage amplitude $V_{grid}$, (1) can be simplified as

$$V_e = \frac{1}{2} \sin(\theta_g - \theta_C) + \sin(2\theta_g + \chi) \sin\left(\frac{\theta_g - \theta_C}{2}\right), \chi = \tan^{-1}\left(\frac{\sin(\theta_g - \theta_C)}{\cos(\theta_g - \theta_C) - 1}\right)$$  \hspace{1cm} (2)$$

When the PLL output $\theta_C$ is in lock with the input phase $\theta_g$, the second $2\omega_C$ term automatically drops to zero and thereby achieves zero steady-state error. However, this PLL is vulnerable to a change of input voltage amplitude and requires the input to be of unity gain ($V_{grid}/V_{pk} = 1$); otherwise the PLL still suffers the ripple issue, as explained by the second term of (1). This issue is more important during a low-voltage or zero-voltage transition [123].

Fig. 4.7 shows the simulation results when the $2\omega$ ripple occurs as the input voltage amplitude drops by half at 2.5 seconds. As mentioned above, the LF bandwidth can be tuned to be much lower than the line-frequency to reduce this ripple; yet the dynamic responses, such as settling time and overshoot, are sacrificed accordingly.

Fig. 4.7: Output of M-PD PLL when input voltage drops from 240 V rms to 120 V rms

4.1.2. Proposed PLL System and Analysis

Generally, in a DQ PLL, if an ac signal and its orthogonal counterpart pass through the $a\beta$-$dq$ transformation as,

$$\begin{bmatrix} V_d \\ V_q \end{bmatrix} = T \begin{bmatrix} V_e \sin(\theta_g) \\ -V_e \cos(\theta_g) \end{bmatrix} = \begin{bmatrix} \cos(\theta_C) & \sin(\theta_C) \\ -\sin(\theta_C) & \cos(\theta_C) \end{bmatrix} \begin{bmatrix} V_e \sin(\theta_g) \\ -V_e \cos(\theta_g) \end{bmatrix} = \begin{bmatrix} V_e \sin(\theta_g - \theta_C) \\ -V_e \cos(\theta_g - \theta_C) \end{bmatrix}$$  \hspace{1cm} (3)$$

it will be converted to dc components in both the $d$ and $q$ channels. $T$ denotes the $a\beta$-$dq$ transformation matrix. The $d$-channel is for the PD to regulate. During the steady-state, the $d$-channel will be zero, and the $q$ channel will approach $-V_e$, reflecting the input signal...
amplitude information. However, if forcing the orthogonal signal zero and applying the \( \alpha\beta-dq \) transformation, the \( d \) and \( q \) channels generate double-line frequency components but still have the dc information to use, which is shown in (4).

\[
\begin{bmatrix}
V_d \\
V_q
\end{bmatrix} = T
\begin{bmatrix}
V_e \sin(\theta_C) \\
0
\end{bmatrix} = \frac{1}{2} \left[ V_e \sin(\theta_g - \theta_C) \right] + \frac{1}{2} \left[ V_e \cos(\theta_g + \theta_C) \right]
\]

Fig. 4.8 shows the proposed 1Φ PLL system. The \( \alpha\beta-dq \) transformation is applied to convert the error signal \( V_\alpha \) to the \( d \) and \( q \) channels. The \( d \) channel signal \( V_d \), which is the output of the PD, is used to generate the estimated phase angle \( \theta_C \), thus forming the stationary-frame PLL feedback loop; the \( q \) channel signal propagates through a compensator \( H_v \) and then yields the voltage amplitude of the input signal \( V_{pk} \). Afterwards, both feedback loops multiply together \( (V_{pk}\sin(\theta_C)) \) and return back to physically close the loop.

![Diagram of PLL system](image)

**Fig. 4.8:** Proposed single-phase PLL with peak voltage detection

The input signal is defined as

\[
V_{input} = V_{grid} \sin(\theta_g)
\]

Without the implementation effort of any OGMs, the \( \alpha\beta-dq \) transformation is applied to generate the \( d \) and \( q \) channel signals by simply forcing the orthogonal input signal to zero. Thus, the \( d \) and \( q \) channels are comprised of two components, the dc and the double-line frequency components, which can be written as:

\[
\begin{align*}
V_d &= \frac{1}{2} V_{grid} \sin(\theta_g - \theta_C) + \frac{1}{2} V_{grid} \sin(\theta_g + \theta_C) - \frac{1}{2} V_{pk} \sin(2\theta_C) \\
V_q &= -\frac{1}{2} V_{grid} \cos(\theta_g - \theta_C) + \frac{1}{2} V_{pk} + \frac{1}{2} V_{grid} \cos(\theta_g + \theta_C) - \frac{1}{2} V_{pk} \cos(2\theta_C)
\end{align*}
\]

However, as shown in (6), the PD gain in the proposed PLL is proportional to the input voltage amplitude \( V_{grid} \) which is much higher than unity, thereby having a large
impact on the LF parameter design. Therefore, an improved PLL is shown in Fig. 4.9, in which the PD gain has been normalized by a factor $V_N$.

![Diagram](image_url)

Fig. 4.9: Normalization of the proposed single-phase PLL

According to (6) and Fig. 4.9, the $d$ and $q$ channel signals can be rewritten as:

$$V_d = \frac{V_{\text{grid}}}{2V_N} \sin(\theta_g - \theta_C) + \frac{V_{pk}}{2V_N} \sin(2\theta_g + \chi) \sqrt{\left(\frac{V_{\text{grid}}}{V_{pk}}\right)^2 + 1 - 2\frac{V_{\text{grid}}}{V_{pk}} \cos(\theta_g - \theta_C)},$$

$$\chi = \tan^{-1}\left(\frac{V_{\text{grid}} \sin(\theta_g - \theta_C)}{V_{\text{grid}} \cos(\theta_g - \theta_C) - V_{pk}}\right)$$

$$V_q = \left[\frac{V_{pk}}{2V_N} - \frac{V_{\text{grid}}}{2V_N} \cos(\theta_g - \theta_C)\right] + \frac{V_{pk}}{2V_N} \cos(2\theta_g + \chi) \sqrt{\left(\frac{V_{\text{grid}}}{V_{pk}}\right)^2 + 1 - 2\frac{V_{\text{grid}}}{V_{pk}} \cos(\theta_g - \theta_C)},$$

$$\chi = \tan^{-1}\left(\frac{V_{\text{grid}} \sin(\theta_g - \theta_C)}{V_{\text{grid}} \cos(\theta_g - \theta_C) - V_{pk}}\right)$$

As shown in (8), when the estimated phase angle $\theta_C$ approaches the input phase $\theta_g$, the dc error in the $q$ channel is

$$V_{q_{\text{dc}}} = -\frac{1}{2V_N} (V_{\text{grid}} - V_{pk})$$

Therefore, a compensator can force this dc error (the first term in (9)) to approach zero, which makes the estimated peak voltage $V_{pk}$ equal the input voltage amplitude $V_{\text{grid}}$. The second term in the $q$ channel in turn also goes to zero. Thus, the $q$ channel simply becomes a peak voltage detection feedback loop. The compensator can be tuned to make the bandwidth of the $q$-channel loop up to 10 times higher than the line frequency to improve the peak voltage detection speed. When the $V_{pk}$ equals $V_{\text{grid}}$, the $d$ channel output signal $\omega_C$ will have a zero steady-state error as the second term in (7) is eliminated. Although the lack of orthogonal signal leaves both channel signals with double-line frequency components. Both feedback and input ac signals propagate through the same
αβ→dq transformation, and both double-line frequency components in each channel are canceled under the steady-state.

The small-signal approximation can be applied to the dc signal in (7) to obtain the PD gain, which is expressed as:

\[ \tilde{v}_d = \frac{V_{\text{grid}}}{2V_N} \sin(\tilde{\theta}) \approx \frac{V_{\text{grid}}}{2V_N} \tilde{\theta} \]

\[ \Rightarrow K_{PD} = \frac{\tilde{v}_d}{\tilde{\theta}} = \frac{V_{\text{grid}}}{2V_N} \]  

(10)

The simulation results in Fig. 4.10 give the frequency output (60 Hz) of the proposed PLL with a 50% input voltage amplitude drop at 5 seconds. When the input amplitude changes, the proposed PLL maintains consistent output by achieving almost 90% ripple reduction. The overshoot and settling time of the proposed PLL is so small that it greatly benefits the grid-interfaced converter’s power factor control.

![Graph](image)

Fig. 4.10: Output of proposed PLL when input voltage drops from 240 Vrms to 120 Vrms

4.1.3. PLL Modeling and Design

One of the advantages of the stationary-frame PLL is its clear modeling procedure for engineers to design PLLs for different applications. Under the phase-lock condition, the stationary frame PLL can be simply modeled as a classic SISO state-feedback control system [209, 210]. Fig. 4.11 and Fig. 4.12 show the model for estimated phase \( \theta_C \) and frequency \( \omega_C \).
In Fig. 4.11 and Fig. 4.12, \( K_{PD} \) in is the gain of phase detector expressed in (10). The form of the LF is shown in (11); and the open-loop gain and closed-loop transfer function of the PLL are shown in (12) and (13), respectively.

\[
LF(s) = k_p + k_i \cdot \frac{1}{s} 
\]

(11)

\[
G(s) = K_{PD} \cdot LF(s) \cdot \frac{1}{s} 
\]

(12)

\[
F_{close}(s) = \frac{G(s)}{1 + G(s)} 
\]

(13)

If the LF is a simple PI type filter in (11), the closed-loop response \( F_{close}(s) \) in (13) is a second-order linear type system. Substituting (12) into (13) gives,

\[
F_{close}(s) = \frac{\omega_n^2 \left(1 + \frac{s}{\omega_{zero}}\right)}{s^2 + 2\xi\omega_n s + \omega_n^2},
\]

(14)

\[
\omega_{zero} = \frac{k_i}{k_p}, \quad \omega_n = \frac{V_{grid} k_i}{2V_N}, \quad \xi = \frac{k_p}{2} \sqrt{\frac{V_{grid}}{2k_i V_N}}
\]

where \( \xi \) is the damping factor that affects the dynamics response. The design of the PLL LF parameters can be based on (14) to balance to the trade-off between the overshoot and the settling time in terms of the application requirements. For example, \( \xi \) can be set as the under-damp state to optimize the trade-off between the overshoot and the settling time. The zero \( \omega_{zero} \) is placed around \( 2\pi \times 6 \text{ rad/s} \) to attain a desired phase-margin around the line frequency.
For the peak voltage detection loop design, an equivalent state feedback loop is obtained under phase-lock condition as shown in Fig. 4.13.

![Fig. 4.13: State-feedback model for peak voltage detection loop](image)

$K_{PVD}$ is the gain of the peak voltage detection block, and is defined as:

$$K_{PVD} = \frac{1}{2V_n}$$

(15)

The second-order compensator $H_v$ in (16) can be designed using (16).

$$H_v = -k_v \frac{s + p}{s(s + z)}$$

(16)

The design of the pole and zero in $H_v$ can be based on the Bode plot of the compensated open-loop gain in (17).

$$P(s) = K_{PVD} \cdot H_v$$

(17)

As shown in Fig. 4.14, the zero location can be placed before the cross-over frequency for the desired phase margin; a pole can be placed after the crossover frequency to attenuate the high-frequency noise. The compensator gain $k_v$ can be tuned to change the loop bandwidth, which is around 1 kHz in Fig. 4.14. A high control bandwidth yields a fast voltage regulation speed as well as input harmonic rejection, which is discussed in the following section.
Since the two-loops are formed together, their dynamics will be coupled together. During the phase tracking period, there is a feedforward gain right after the input $V_{\text{grid}}$ as shown in (18),

$$F_g = \cos(\psi)$$

(18)

where $\psi$ is the phase difference between input $\theta_g$ and output $\theta_C$. If a phase jump occurs, the fast peak-voltage detection loop will behave according to (18) during the transient period until the PLL tracking loop returns to steady-state, i.e., until $\psi$ goes back to zero.

One set of the PLL parameters, based on Fig. 4.9, is shown in Table 4.1, which shows the values used to simulate the PLL output in comparison with the PLL model.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>$k_p$</th>
<th>$k_i$</th>
<th>$V_N$</th>
<th>$k_v$</th>
<th>$z$</th>
<th>$p$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Value</td>
<td>49</td>
<td>12\pi \times 49</td>
<td>240\sqrt{2}</td>
<td>8 \times 10^6</td>
<td>1.8 \times 10^4</td>
<td>1.25 \times 10^4</td>
</tr>
</tbody>
</table>

The PLL behavior under the frequency change and phase change are the step response and impulse response of the frequency feedback second-order system, respectively. Fig. 4.15 shows the frequency step-response from 60 to 61 Hz of the proposed PLL along with the closed-loop model based on Fig. 4.12. The one radius phase jump response of the proposed PLL as well as the result from the impulse response of the closed-loop model is also shown in Fig. 4.16. The $2\omega$ frequency ripple would appear during this transient period because of the non-zero second-term in (7).
The line voltage step from 240 V rms to 120 V rms is shown in Fig. 4.17 along with the closed-loop model (Fig. 4.13). In order to explicitly show the transient period, the $k_v$ in this simulation is chosen to be one tenth of the value in Table I to slow down the peak-voltage detection loop. The $2\omega$ frequency ripple also appears during this transient period because of the non-zero second-term in (8). It is seen that both the PLL phase tracking loop and the peak-voltage detection loop can be modeled as linear second-order systems, which can be designed according to different application requirements.

**4.1.4. DC-OFFSET AND INPUT HARMONICS NOISE REJECTION**

In addition to the $2\omega$ frequency ripple generated by the PD and the change in the input voltage amplitude, there are another three major contributors to the PLL output noise: dc-offset, input low-frequency harmonics, and input high-frequency noise.
4.1.4.1. Analysis of the Dc-offset

When considering the input dc-offset $V_{\text{off}}$ that occurs due to a measurement or digital quantization/rounding error in (19),

$$V_{\text{input}} = V_{\text{grid}} \sin(\theta_g) + V_{\text{off}}$$  \hspace{1cm} (19)

the $d$ and $q$ channels will have additional line-frequency ripple information in (20), which appears in the output through the LF, yielding a steady-state error.

$$\begin{align*}
V_d &= \frac{1}{2} \frac{V_{\text{grid}}}{V_N} \sin(\theta_g - \theta_c) + \frac{1}{2} \frac{V_{\text{grid}}}{V_N} \sin(\theta_g + \theta_c) - \frac{1}{2} \frac{V_{pk}}{V_N} \sin(2\theta_c) + \frac{V_{\text{off}}}{V_N} \cos(\theta_c) \\
V_q &= -\frac{1}{2} \frac{V_{\text{grid}}}{V_N} \cos(\theta_g - \theta_c) + \frac{1}{2} \frac{V_{pk}}{V_N} + \frac{1}{2} \frac{V_{\text{grid}}}{V_N} \cos(\theta_g + \theta_c) - \frac{1}{2} \frac{V_{pk}}{V_N} \cos(2\theta_c) - \frac{V_{\text{off}}}{V_N} \sin(\theta_c) 
\end{align*}$$  \hspace{1cm} (20)

A simple improvement for the proposed PLL is shown in Fig. 4.18. A high-order low-pass-filter (LPF) with a bandwidth much lower than the line frequency, e.g., a fifth-order type I Chebyshev filter, is used to get rid of the dc offset in error signal $V_a$. Fig. 4.19 shows the simulation results with and without this dc offset rejection with a 1% dc offset at 240 V rms ac voltage. The figure demonstrates how this simple dc offset rejection intensively reduces the output line-frequency ripple.

![Fig. 4.18: Proposed PLL with dc-offset rejection](image-url)
4.1.4.2. Analysis of Harmonics Rejection

The high-frequency input harmonics and measurement noise normally can be directly attenuated by analog and/or digital filters in the sensor loop and by LF if the frequency is much higher than the PLL loop bandwidth. However, the attenuation of the low-order input harmonics is a big concern for designing the PLL in a 1Φ converter system. Since the proposed PLL includes the αβ/dq transformation, the linear frequency response analysis cannot be directly used to evaluate the harmonics attenuation; however, the harmonics attenuation analysis under steady-state can be given. If we consider a \( h \)-order harmonics noise in the input signal, as shown in (21),

\[
V_{\text{input}} = V_{\text{grid}} \sin(\theta_g) + V_h \sin(h\theta_g)
\]  

(21)

the \( q \)-channel signal will be defined in (22).

\[
V_q = -\frac{\sin(\theta_c)}{V_N} \left[ V_{\text{grid}} \sin(\theta_g) + V_h \sin(h\theta_g) - V_{pk} \sin(\theta_c) \right]
\]  

(22)

At the steady-state, \( \theta_c = \theta_g \), and if the harmonics frequency is lower than the control bandwidth of the \( q \)-channel, the \( q \)-channel signal \( V_q \) will approach zero. The generated peak voltage in turn will be in (23).

\[
V_{pk} = \begin{cases} 
V_{\text{grid}} + V_h \frac{\sin(h\theta_g)}{\sin(\theta_g)}, & \theta_g \notin n\pi, n \in N \\
V_{\text{grid}} + hV_h, & \theta_g \equiv n\pi, n \in N
\end{cases}
\]  

(23)

Equation (23) shows that the low-order harmonics will appear during the peak voltage. Due to the regulation action in the \( q \)-channel, the harmonics component in \( V_{pk} \) will be fed
back, which eliminates the input low-order harmonics component in $V_{\alpha}$, thus significantly reducing the harmonics noise in the output of the PLL without the need to reduce the LF bandwidth or implement any complex filter in the LF.

The 5% (12 V rms) third harmonics (180 Hz) noise, which is normally seen in single-phase grid, is injected into a 240 V rms ac voltage as the input signal for the PLL to synchronize with. Fig. 4.20 shows the outputs of the M-PD PLL and of the proposed PLL to evaluate the noise rejection performance, under the same LF parameters. It is clearly seen that, since the $q$-channel bandwidth is designed around 1 kHz, which is much higher than the harmonics frequency, the proposed PLL achieves better input harmonics rejection, providing a better estimated frequency and phase. In Fig. 4.21, due to the third harmonics input signal, the ripple component is superimposed on the dc peak-voltage signal.

Fig. 4.20: Output of M-PD PLL (grey) and P-PD PLL (black) under the 5% third harmonics injection.

Fig. 4.21: P-PD PLL peak voltage $V_{pk}$ with the 5% third harmonics injection
4.1.5. Experimental Evaluation

As shown in Fig. 4.22, the verification is carried on a 1Φ ac-dc grid-interface PWM full-bridge converter system with a DSP-FPGA control platform. The implemented PLLs for comparison are shown in Fig. 4.4, Fig. 4.6, and Fig. 4.18. The above simulation results and the following experimental evaluations are conducted based on this system setup. The system parameters can be found in Table 4.2, where \( f_s \) and \( f_o \) are the switching frequency and line-frequency, respectively.

![Figure 4.22: Full-bridge converter with ac current control and PLL](image)

The input ac voltage with 5% THD is generated by an HP6843A ac voltage source. The PLL output signal is from the D/A converter on the digital controller. The results are the transient responses when the input ac voltage has a magnitude jump from 240 V rms to 120V rms (50%). Fig. 4.23 shows the proposed PLL frequency output \( \omega_C \) and peak voltage output \( V_{pk} \). It can be explicitly seen that the peak voltage detection loop fast tracks the input amplitude \( V_{grid} \), and thus leads to a negligible transient response at the PLL output \( \omega_C \).

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{grid} )</td>
<td>240√2</td>
</tr>
<tr>
<td>( f_o )</td>
<td>60 Hz</td>
</tr>
<tr>
<td>( f_s )</td>
<td>20 kHz</td>
</tr>
<tr>
<td>( L_{ac} )</td>
<td>400 μH</td>
</tr>
<tr>
<td>( V_{dc} )</td>
<td>550 V</td>
</tr>
<tr>
<td>( S_{rate} )</td>
<td>10 kVA</td>
</tr>
<tr>
<td>( R_{ac} )</td>
<td>10 Ω</td>
</tr>
</tbody>
</table>
Fig. 4.23: Proposed PLL frequency output $\omega_C$ [3Hz/DIV] and peak voltage output $V_{pk}$ [150V/DIV] with 50% input voltage $V_{grid}$ sag [500V/DIV]

Fig. 4.24 and Fig. 4.25 show the proposed PLL in comparison with M-PD PLL and T-PD PLL, respectively. These figures clearly show that the proposed PLL presents an output that is identical with the other PLLs, with much less ripple under the different input conditions. This set of comparisons matches with the simulation results and shows the PLL output noise reduction that the proposed PLL readily makes.

Fig. 4.26 and Fig. 4.27 show the transient response of the proposed PLL when the input frequency steps from 60 up to 61 Hz and the input phase jump with one radius, respectively, indicating the fast transient period as predicted by the analysis and the models.
The input harmonics rejection performances of the PLLs are compared using the same LF parameters. A 70% clipped sinusoid, 25% THD rich input signal was used, which is common in motor systems that produce trapezoidal back EMF. As shown in Fig. 4.28, the M-PD PLL (0.6 Hz ripple) shows a considerable improvement over the T-PD PLL (2 Hz ripple) via a ~50% reduction in the noise ripple generated. Fig. 4.29 shows a further output harmonics reduction (> 50%) is achieved by the proposed PLL (0.1 Hz ripple).

4.1.6. CONCLUSION
The proposed feedback mechanism for stationary-frame single-phase PLL doesn’t require any OGMs, thus reducing the digital implementation effort, and the PLL phase tracking and peak voltage detection models are clearly discussed. Three stationary-frame PLLs are compared both in simulation and experimental evaluation. Besides the ideal output, the fast peak voltage detection can be utilized to diagnose ac grid voltage faults, such as voltage sag and voltage flicker. The proposed PLL can be used in most 1Φ grid-interface converter systems, especially in weak-grid applications.

4.2. GRID SYNCHRONIZATION BEHAVIOR AND ITS STABILITY

4.2.1. INTRODUCTION

Because of the naturally different mechanisms, the characteristics of power electronics-based bus-interface converters e.g., PV and wind converters, are very different from rotating synchronization generators, resulting in different impacts on the grid static and dynamics operations. With the continuous growth of distributed generation resources, the behavior of the bus-interface converter and its potential impact on electric power system cannot be simply ignored. Utility operators have thus issued many of grid-codes for DG units to reduce the regulation difficulties for the grid. As mentioned above, one of the basic aspects to ensuring safe and reliable operation of a bus-interface converter is grid synchronization control. Thus, it is important to understand the frequency synchronization behaviors of a converter system under different operation conditions. This is especially critical when the penetration level of DG units are significantly increased, as is projected for the near future, as well as when the regional power distribution systems operate in an islanded mode.

The issue of converter grid-synchronization stability has been noticed by industry. General Electric [114, 115, 211] reported that the converter system may be destabilized under very weak grid conditions, especially when some so-called “positive-feedback techniques” are used in the control system. Reference [212-214] presents converter frequency stability under islanded conditions in an electric power system. However, none of the existing literature has ever fully studied frequency synchronization behaviors, but only present some “interesting results”.

-135-
Additionally, many publications [211, 215, 216] use the so-called “positive feedback” or various non-linear control solutions in a control system to destabilize or perturb the converter synchronization loop to detect grid faults or islanding conditions, which is a very dangerous practices if the researcher is not aware of the side-effects.

There are several publications that propose many sophisticated PLL techniques and design procedures in pursuit of high-end performance, but most of them ignore the strong effect of PLLs on grid-interface operations.

Moreover, a so-called “zero net energy” concept has become popular recently, and its essential scenario is that the continuous growing energy requirement e.g., more loads, can be fully supplied by interfacing the local DG units, such as PV inverters, without upgrading the distribution power feeder as no more power is flowing between the local consumers and the remote distribution transformer. One of the unacknowledged problems with this concept is the grid synchronization behavior.

Therefore, a comprehensive understanding of the grid synchronization behavior of bus-interface converters (ECC converters) is strongly desired to address all of the above issues and questions.

In fact, the bus-interface converter grid synchronization behavior is closely related to the performance of the PLL. In order to generalize the results, a typical three-phase utility-interface converter system with a simplified current control system and PLL is used for this study, as shown in Fig. 4.30. Balanced loads are assumed here.
As discussed above, the PLLs vary from each other because of the implementation of the phase detector. Most of the digital PLL PDs are based on trigonometric functions to obtain phase-error information, and only the PD gains vary with the different implementations. Hence, it is possible to use a simple and well-accepted PLL to study the synchronization behavior. For three-phase applications, many sophisticated PLLs are designed for the purpose of extracting the positive sequence component from the distorted voltages. Therefore, this study assumes a positive sequence extractor, as shown in Fig. 4.31, is implemented to obtain only the positive sequence component for the PLL to synchronize with.

**4.2.2. Modeling of Grid Synchronization in General Conditions**

**4.2.2.1. Synchronous Reference Frame (SRF) PLL**
A synchronous reference frame (SRF) PLL [102, 103], as illustrated in Fig. 4.32, is widely used in three-phase switching power converters to estimate the utility frequency and phase. A typical linear PLL model [102, 103, 207] is shown in Fig. 4.33.

![Fig. 4.32: Synchronous reference frame PLL](image1)

![Fig. 4.33: Linearized PLL model](image2)

The SRF PLL uses the abc/dq transformation in (24) as the phase-detector (PD) to convert the measured utility phase voltages in (25) to the \( q \) channel signal.

\[
\begin{bmatrix}
  v_d \\
  v_q \\
  v_{ga} \\
  v_{gb} \\
  v_{gc}
\end{bmatrix} = \frac{2}{3} \begin{bmatrix}
  \cos(\theta_c) & \cos(\theta_c - \frac{2}{3}\pi) & \cos(\theta_c + \frac{2}{3}\pi) \\
  -\sin(\theta_c) & -\sin(\theta_c - \frac{2}{3}\pi) & -\sin(\theta_c + \frac{2}{3}\pi) \\
  \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}}
\end{bmatrix} \begin{bmatrix}
  v_a \\
  v_b \\
  v_c
\end{bmatrix}
\]

(24)

\[
\begin{bmatrix}
  v_{ga} \\
  v_{gb} \\
  v_{gc}
\end{bmatrix} = \frac{V_m}{3} \begin{bmatrix}
  \sin(\theta_g) \\
  \sin(\theta_g - \frac{2}{3}\pi) \\
  \sin(\theta_g + \frac{2}{3}\pi)
\end{bmatrix} \begin{bmatrix}
  v_{ga} \\
  v_{gb} \\
  v_{gc}
\end{bmatrix} = \frac{V_m}{3} \begin{bmatrix}
  \sin(\theta_g) \\
  \sin(\theta_g - \frac{2}{3}\pi) \\
  \sin(\theta_g + \frac{2}{3}\pi)
\end{bmatrix}
\]

(25)

Thus, \( q \)-channel signal \( v_q \) is the phase-error signal, which is the output of the PD. The PD gain can be derived using (26).
\[ PD = \frac{\ddot{v}_d}{\dot{\theta}} = V_m \]  

(26)

**4.2.2.2. Quasi-stationary PLL Modeling**

Plainly stated, the current-loop bandwidth in PWM grid-interface converter systems is much higher than the line-frequency (60Hz), leading to accurate line-frequency current regulation. Therefore, the converter system can be simply modeled as a current source that precisely follows the current reference in (27).

\[
\begin{bmatrix}
I_a \\
I_b \\
I_c
\end{bmatrix} =
\begin{bmatrix}
I_c \sin(\theta_c) \\
I_c \sin\left(\theta_c - \frac{2}{3}\pi\right) \\
I_c \sin\left(\theta_c + \frac{2}{3}\pi\right)
\end{bmatrix}
\]  

(27)

The three-phase grid-interface converter system can be simplified and represented using a one-line circuit as depicted in Fig. 4.34, where the bus-interface converter and the utility-grid are modeled as a current source and a voltage source, respectively. \( Z_g \) is the equivalent grid input-impedance; \( Z_L \) is the local load of the converter system. Notice that Fig. 4.34 is obtained under the assumption of a balanced condition or a three-phase four-wire configuration.

![Fig. 4.34: One-line circuit of the converter system](image)

The injected current flows into the system network, generating corresponding voltage response \( v_c \) at the terminal of the converter. Based on the separation principle, the impact of two independent sources on the system can be explored in Fig. 4.35 and Fig. 4.36 separately. The voltage measured by the PLL would be the combination of two voltage responses \( v_{c1} \), and \( v_{c2} \), which are contributed by the two sources individually, as shown in Fig. 4.37.
The voltage \( v_{C1} \) is the injection current flowing into the parallel impedance of \( Z_L \) and \( Z_g \), and the voltage \( v_{C2} \) is the voltage due to the grid input voltage applied to the voltage divider formed by \( Z_L \) and \( Z_g \). Thus, the terminal voltage \( v_C \) is shown in (28).

\[
\begin{align*}
\bar{v}_C &= \frac{Z_l}{Z_l + Z_g} \bar{v}_g + \frac{Z_LZ_g}{Z_l + Z_g} \bar{i}_c \\
&= \left[ \frac{Z_l}{Z_l + Z_g} \right] v_g e^{j(\theta_1 + \varphi_1)} + \left[ \frac{Z_LZ_g}{Z_l + Z_g} \right] I_c e^{j(\theta_1 + \varphi_2)},
\end{align*}
\]

(28)

where \( \varphi_1 \) and \( \varphi_2 \) are the phase-shift angles that occur at the line frequency due to the presence of the reactive components in \( Z_g \) and \( Z_L \). The voltage response to the switching-frequency current ripple is ignored in (28) due to its small amplitude compared to the line frequency component. It should be noted that the PD in a PLL only tracks the line frequency’s large-signal, while all the other harmonics, such as the switching-frequency harmonics, propagate through the PD and LF and appear in the output as ripple noise.
is seen from (28) that two frequency components are measured for PLL to synchronize with: \( \theta_g \) from the utility and \( \theta_C \) from the self-injected current.

The modeling in equation (28) uses the dynamic phasor representation, which is accurate only for the steady-state (line-frequency) and slow dynamic behavior at frequencies lower than the line frequency. However this modeling process is sufficient enough, as the bandwidth of the PLL in a power system is much lower than the line-frequency, and the high-frequency non-linearity of the PLL is attenuated by the PLL LF.

Therefore, Fig. 4.38 shows the PLL structure when taking into account the converter interaction with the grid. Each phase voltage \( v_c \) is decoupled as \( v_{c1} \) and \( v_{c2} \). The \( K_1 \) and \( K_2 \) in Fig. 4.38 are shown in (29).

\[
\begin{align*}
K_1 &= \frac{Z_i}{Z_i + Z_g} \\
K_2 &= \frac{Z_i Z_g}{Z_i + Z_g}
\end{align*}
\]

Simply following the typical modeling process, Fig. 4.39 shows the proposed PLL model considering the converter system operation. In general, the non-linear characteristics of the PD are ignored in the typical PLL model, since the model is linearized around the equilibrium point which is close to zero; i.e., \( \theta_g - \theta_C = 0 \). However, the non-linear term (sinusoidal function) has to be included in the proposed model here, since the steady-state may not necessarily be at zero.
The parameters in Fig. 4.39 are shown in (30) and (31).

\[
K_1 = \frac{Z_L(\omega_g)}{Z_L(\omega_g) + Z_g(\omega_g)}
\]

\[
K_2 = \frac{Z_L(\omega_c)Z_g(\omega_c)}{Z_L(\omega_c) + Z_g(\omega_c)}
\]

\[
\theta_g' = \theta_g + \phi_1(\omega_g) = \theta_g + \text{phase}\left(\frac{Z_L(\omega_g)}{Z_L(\omega_g) + Z_g(\omega_g)}\right)
\]

\[
\phi_2(\omega_c) = \text{phase}\left(\frac{Z_L(\omega_c)Z_g(\omega_c)}{Z_L(\omega_c) + Z_g(\omega_c)}\right)
\]

Besides the second order negative-feedback loop, another first order positive-feedback loop appears in the proposed model, representing the injection current effect. The output of the positive-feedback loop \(v_+\) in (32) is a disturbance to the PLL loop, which tends to drive the output of the PLL away from the utility input phase \(\theta_g\). It should be noted that the \(\phi_2\) in Fig. 4.39 is the phase-shift function in terms of input frequency \(\omega_c\).

\[
v_+ = I_C \cdot K_2 \cdot \sin(\phi_2(\omega_c))
\]

It is seen that the effect of the positive feedback is determined by \(\phi_2\), \(I_C\), and \(K_2\). Higher injection current, bigger grid input impedance (weak grid condition), and bigger reactive components (bigger \(\phi_2\)) give a bigger positive-feedback effect. Higher grid-input impedance and lower utility voltage give a smaller negative feedback. Due to the integrator inside of the LF \((K_p + K_i/s)\), the PLL is stable only when \(v_q = 0\). The negative
feedback loop automatically tunes the error signal $\theta_g - \theta_C$ to correct the disturbance of $v_+$ and to secure $v_q = 0$.

However, the non-linearity (sinusoidal function) of the PD limits its negative feedback output $v$ in (33), which is determined by $K_1$ and $V_g$.

$$-V_gK_1 \leq v_+ \leq V_gK_1$$

Therefore, the PLL may leave the stability region when $v_+$ is bigger than the maximum output of $v$. The large-signal stability requirement can be derived in (34).

$$|v_+| < |v_-|$$

$$\Rightarrow I_C < \frac{V_g}{|\sin(\omega_C Z_g)|} \approx \frac{V_g}{|\omega_C Z_g|}$$

The results of (34) show that a higher utility voltage level, lower injection current, smaller grid input impedance and smaller reactive component result in a more stable operation of PLL. The results also reveal that a higher penetration of renewable distributed generation units or a weak grid may result in the frequency instability of the converter. Further derivation shows a conservative global large-signal stability requirement in (35) given any $Z_L$ and system frequency $\omega_C$. This means if (35) is true, the frequency will be always stable. $I_{C,p.u.}$ and $Z_{g,p.u.}$ are the per unit values. Therefore, (35) can be used for systems with different ratings.

$$I_{C,p.u.} \cdot |Z_{g,p.u.}| < 1$$

The instability of PLL can be also understood in another way. $v_+$ simply shifts the operating point of the negative feedback loop away from zero. As shown in Fig. 4.40, as soon as the operating point moves out of the stable region, the PD gain will flip the sign. As such, the negative feedback loop will act like another positive feedback loop leading to instability. If there is a ripple component on top of $\omega_C$, it could increase the maximum value of $v_+$, which reduces the stability region of PLL. Thus, the PLL tends to be more unstable when the system is polluted or severely unbalanced.
The proposed PLL model also shows that the sign of $\phi_2$ determines the sign of the positive-feedback loop. When $\phi_2 > 0$ (inductive load), the positive-feedback loop tries to drive the frequency up to infinity; when $\phi_2 < 0$ (capacitive load), the positive-feedback loop tries to drive the frequency down to zero. When $\phi_2 = 0$, the positive feedback loop disappears.

Fig. 4.41 and Fig. 4.42 show two instability PLL simulation results under capacitive and inductive local-load ($Z_L$), respectively. Both results are obtained under weak grid conditions, and the parameters are shown in Table 4.3, where the switching frequency $f_s$ is 20 kHz.

As shown in both figures, the unstable non-linear oscillations occur when the grid input-impedance steps from a stiff grid to a weak grid at 0.1 seconds, and the oscillation direction depends on the sign of $\phi_2$. As shown in the figures, the proposed PLL model (blue curve) can accurately predict the non-linear frequency oscillation and matches the switching model simulation results.
Fig. 4.41: Switching converter simulation results $\omega_C$ (purple) [5 Hz/DIV], one phase current $i_a$ (blue) [25A/DIV], and proposed PLL model output $\omega_C$ (dark blue)

Fig. 4.42: Switching converter simulation results $\omega_C$ (purple) [5 Hz/DIV], one phase current $i_a$ (blue) [25A/DIV], and proposed PLL model output $\omega_C$ (dark blue)

The above analysis can be readily applied to more complicated system configurations, like that Fig. 4.43, since the two-port network theorem can be easily used to simplify Fig. 4.43 as the equivalent circuit in Fig. 4.44.
A simplified quasi-static PLL model based on Fig. 4.44 is readily obtained to predict
the PLL frequency behavior as shown in Fig. 4.45. The parameters are shown in (36) and
(37).

\[ K_2 = \left| Z_g' \right| \quad (36) \]
\[ \varphi_2 = \text{phase}\left( Z_g'(\omega_c) \right) \quad (37) \]

According to the model, \( V_g' \) and \( K_2 \) must be obtained. To measure these values, the
open circuit utility grid voltage amplitude \( V_g' \) can be measured in Fig. 4.46. The grid
input impedance can be measured by placing the resistor loads \( R_1 \) and \( R_2 \), as shown in Fig. 4.47 and Fig. 4.48, and measuring the terminal voltages two times.

![Diagrams](Fig. 4.46: Open circuit, Fig. 4.47: Circuit with resistor 1, Fig. 4.48: Circuit with resistor 2)

The amplitude of the terminal voltage \( v_{C1} \) measured in Fig. 4.46 is \( V_g' \), and the voltage \( v_{C2} \), and \( v_{C3} \) across the resistors \( R_1 \) and \( R_2 \), as shown in (39), can be used to calculate the value of \( Z_g \) (\( R_g \) and \( X_g \)), as shown in (40). Here the \( Z_g \) is assumed to be a passive component.

\[
\begin{align*}
V_{C1} &= V_g \\
V_{C2} &= \frac{R_1 V_{C1}}{\sqrt{(R_1 + R_g)^2 + (X_g)^2}} \\
V_{C3} &= \frac{R_2 V_{C1}}{\sqrt{(R_2 + R_g)^2 + (X_g)^2}} \\
R_g &= \frac{v_{C1}^2}{2(R_1 - R_2)} \left( \frac{R_1^2}{V_{C2}} - \frac{R_2^2}{V_{C3}} \right) - \frac{R_1 + R_2}{2} \\
X_g &= \sqrt{\frac{R_2^2 V_{C1}^2}{V_{C2}^2} - \left( \frac{V_{C1}^2}{2(R_1 - R_2)} \left( \frac{R_1^2}{V_{C2}^2} - \frac{R_2^2}{V_{C3}^2} \right) + \frac{R_1 - R_2}{2} \right)^2}
\end{align*}
\] (38) (39) (40)

The above analysis is based on a unity power factor current-injection condition. If the phase of the injected current is intentionally shifted by a factor of \( \Delta \) to support a certain amount of reactive power, the injected current in Fig. 4.34 would be shown in (41). The corresponding \( \phi_2 \) term in the proposed model (Fig. 4.39) would be calculated in (42).

\[
\begin{bmatrix}
I_{Ca} \\
I_{Cb} \\
I_{Cc}
\end{bmatrix} = \begin{bmatrix}
I_c \cos(\theta_c + \Delta) \\
I_c \cos(\theta_c - \frac{2}{3} \pi + \Delta) \\
I_c \cos(\theta_c + \frac{2}{3} \pi + \Delta)
\end{bmatrix}
\] (41)
\[ \varphi_2(\omega_c) = \text{phase}\left( \frac{Z_L(\omega_c)Z_g(\omega_c)}{Z_L(\omega_c) + Z_g(\omega_c)} \right) + \Delta \]  

(42)

The results of (42) show that the angle \( \Delta \) has a strong impact on the positive feedback term, and thus affects the PLL stability region. If the bus-interface converter supplies reactive power to support the local-load reactive power requirement, (43) can be obtained. In this case, the PLL would be more stable due to the smaller positive feedback effect.

\[ \left| \text{phase}\left( \frac{Z_LZ_g}{Z_L + Z_g} \right) + \Delta \right| < \left| \text{phase}\left( \frac{Z_LZ_g}{Z_L + Z_g} \right) \right| \]  

(43)

4.2.2.3. Experimental Evaluation

The frequency behavior under the weak grid is verified in a 2 kW two-level three-phase PWM converter system with a DSP-FPGA digital control platform, as shown in Fig. 4.49.

![Voltage Source Converter](image)

Fig. 4.49: Two-level three-phase voltage source converter system

The SRF PLL in Fig. 4.32 is used in the experiment. Different combinations of the three-phase resistor \( (R_L) \), inductor \( (L_L) \), and capacitor \( (C_L) \) are used as the local-load \( Z_L \), and a three-phase resistor is used as the grid input impedance \( Z_g \). The system parameters in Table 4.4 are used in the test. When the grid impedance steps, the local-load voltage
doesn’t change much, since most of the local-load power is supplied by the converter rather than the grid.

<table>
<thead>
<tr>
<th>Table 4.4: Parameters used in experiments</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_g$</td>
</tr>
<tr>
<td>$I_C$</td>
</tr>
<tr>
<td>$Z_{g}$</td>
</tr>
<tr>
<td>$Z_L$ in Fig. 4.50 and Fig. 4.51</td>
</tr>
<tr>
<td>$Z_L$ in Fig. 4.52 and Fig. 4.53</td>
</tr>
<tr>
<td>$Z_L$ in Fig. 4.54 and Fig. 4.55</td>
</tr>
<tr>
<td>$f_o$</td>
</tr>
<tr>
<td>$f_s$</td>
</tr>
</tbody>
</table>

In the experimental results, a three-phase AC relay is used in parallel with $R_g$ to switch between the stiff grid (0 p.u. $Z_g$) and weak grid (20 p.u. $Z_g$) conditions. The PLL output ($\omega_C$) and one-phase voltage measured at the terminal of the local-load are shown under these three test conditions.

For the capacitive load condition ($R_L//C_L$) ($\varphi_2 < 0$) in Fig. 4.50, the PLL output drifts down to zero from 60 Hz as soon as the grid input-impedance steps. The PI parameters in the PLL are ($K_p = 4.5$, $K_i = 0.5$). Fig. 4.50 shows the oscillation due to the non-linearity of the PD. The PLL output drifts up under the inductive load condition ($R_L//L_L$) ($\varphi_2 > 0$), which is shown in Fig. 4.52. The PI parameters in PLL are ($K_p = 0.5$, $K_i = 1.5$). The simulation results under these two local-load conditions are also conducted and shown in Fig. 4.51 and Fig. 4.53, respectively. These figures clearly show that the experimental results match with the simulation results, and both can be explained and predicted by the proposed model.
Fig. 4.50: PLL behavior under the capacitive local-load condition: $\omega_C/2\pi$ (purple) [6 Hz/DIV], one-phase voltage $v_{ga}$ (green) [100V/DIV]

Fig. 4.51: Simulation of PLL output behavior when grid steps from stiff to weak condition under capacitive load in simulation. $\omega_C/2\pi$ (purple) [5 Hz/DIV], one phase-voltage $v_{ga}$ (green) [50/DIV]
Fig. 4.52: PLL behavior under inductive local load condition: $\omega_C/2\pi$ (green) [5 Hz/DIV], one-phase voltage $v_{ga}$ (purple) [100V/DIV]

Fig. 4.53: Simulation of PLL output behavior when grid steps from stiff to weak condition under inductive load in simulation. $\omega_C/2\pi$ (green) [5 Hz/DIV], one phase-voltage $v_{ga}$ (purple) [50/DIV]

In Fig. 4.54, since the $\phi_2 = 0$, the PLL output does not drift, but stays at the 60Hz under the resistor load condition eliminating the positive feedback effect. The PI parameters of PLL are ($K_p = 4$, $K_i = 1$). Fig. 4.55 shows the simulation results matching with the experiment results.
Fig. 4.54: PLL output behavior when grid steps from stiff to weak condition under inductive load. $\omega_2$ (purple) [2.5 Hz/DIV], one phase-voltage $v_{ga}$ (brown) [100/DIV]

Fig. 4.55: PLL behavior under resistive local load condition. $\omega_c/2\pi$ (purple) [5 Hz/DIV], one-phase voltage $v_{ga}$ (orange) [100V/DIV]

### 4.2.2.4. Conclusion

The first section in this chapter proposes a quasi-static PLL model by considering the converter system operation with utility grid and system impedances. A frequency
positive-feedback term is proposed, and its effect in regards to the grid input impedance, injection current (penetration level), and local-load characteristics is addressed.

Both simulation and experimental results validate the proposed model, which accounts for the frequency-stability and its non-linear behavior under the weak grid. The model can also explain many frequency-stability behaviors in converter system operating under islanded condition, and the modeling process can be applied to other 1Φ and 3Φ PLLs.

4.2.3. MODELING OF GRID SYNCHRONIZATION AT ISLANDED CONDITIONS

4.2.3.1. Introduction

Ac micro-grid or nano-grid, which are pockets of distributed energy resources that can be isolated from the utility power grid, are considered by many in the industry to be the ultimate example of energy democracy since they diversify the ownership of the supply infrastructure. Micro-grids offer a compelling alternative to traditional energy generation and distribution, utilizing smart grid technologies to enable integrated control of distributed power generation assets either in parallel to or “islanded” from the utility power grid. Thus micro-grids have become more popular in the commercial, military and industrial sectors. The world micro-grid market reached 4 billion US dollars in 2010.

One of the prominent features of the ac micro-grid is that the local distribution system is able to operate under islanded conditions. The power generation and power consumption are balanced between the DG units, energy storage devices, and local loads. There are many challenges in controlling of the grid-interface converter in micro-grid applications in terms of achieving stable steady-state operation, predictable transient behavior, and seamless mode transition between the grid-connected mode and the islanded mode. Therefore, a clear understanding of the converter’s frequency transient behavior from the grid-tied mode to the islanded mode is required to avoid potential system failure, oscillation, or cascading failure propagating throughout the micro-grid system.

In addition, detailed insight into the grid synchronization behavior under islanded conditions is a useful tool to evaluate the existing frequency-stability-based islanding
detection methods. In turn, new islanding detections solutions and design procedures can be proposed.

4.2.3.2. PLL Analysis

The PLL model proposed in previous section is very suitable for use in studying the converter system grid synchronization behavior at the islanded condition. If the system is only supported by a single DG unit, the islanded system frequency is solely determined by the converter itself, and the converter output frequency is the same as the system frequency.

In order to understand the frequency transient behavior from the grid-tied mode to islanded mode, two extreme operation conditions can be considered; i.e., a stiff-grid condition and islanded (off-grid) condition. The grid input impedance $Z_g$ at these two conditions would be approaching to zero and infinite, respectively. As such, the parameters in Fig. 4.39 would be (44) at the stiff grid-tied condition.

$$
\begin{align*}
K_1 &= 1 \\
K_2 &= 0 \\
\phi_1(\omega_g) &= \phi_2(\omega_c) = 0
\end{align*}
$$

The PLL sub-model at the stiff-grid condition can be simplified by substituting the parameters in (44) into the proposed PLL model in Fig. 4.39. The PLL sub-model at the stiff-grid condition is shown in Fig. 4.56.

![PLL model under stiff grid-connected condition](image)

Under the islanded condition, the $K_1$, $K_2$ and $\phi_2$ in Fig. 4.39 would be the values shown in (45).
The PLL sub-model at the islanded condition can be obtained as shown in Fig. 4.57.

![PLL model diagram](image)

The PLL at the stiff grid would be the same as the typical second-order PLL model, and the PLL model under the islanded condition shows that only the first-order (only one integrator in the loop) positive feedback loop presents in PLL, which is inherently unstable. Due to the integrator in PI in PLL, the frequency may drift away from the steady-state. The following discussion focuses on the PLL model in Fig. 4.57 and addresses its characteristics.

If consider a RLC paralleled local-load according to [176], as shown in Fig. 4.58, the impedance of $Z_L$ would be $//R_LC_LL_L$.

![RLC paralleled load diagram](image)

The characteristics of $K_2$ and $\phi_2$ can be simply derived as:

\[
\begin{align*}
K_1 &= 0 \\
K_2 &= |Z_L| \\
\phi_2(\omega_c) &= \text{phase}(Z_L(\omega_c))
\end{align*}
\] (45)
It is seen that the injection current level $I_C$, local-load quality-factor $Q$, and local-load resonant-frequency $\omega_r$ largely determine the positive-feedback loop gain $I_C K_2$. For matched load condition, the following equation would be valid in (47), meaning simply that the positive loop gain is proportional to the system voltage level.

$$I_C K_2(\omega_c) = \frac{V_g}{\sqrt{1 + Q^2 \left( \frac{\omega_c}{\omega_r} - \frac{\omega_r}{\omega_c} \right)^2}}$$

The PLL model also shows that the sign of $\varphi_2$ determines the sign of the positive-feedback loop. When $\varphi_2 > 0$ (inductive load, $\omega_r > \omega_C$), the positive-feedback loop tries to drive the frequency up; when $\varphi_2 < 0$ (capacitive load, $\omega_r < \omega_C$), the positive-feedback loop tries to drive the frequency down. When $\varphi_2 = 0$ (resistive load or $\omega_r = \omega_C$), the positive-feedback loop disappears. Hence, the PLL frequency will be driven by the PI in the PLL until the positive feedback loop disappears. The following conclusions can be drawn under the islanded condition:

1. The PLL frequency $\omega_C$ will approach the local-load resonant frequency $\omega_r$. The drift rate is determined by integrator gain $K_i$ in PI, $\varphi_2$ and $K_2$. Therefore, a higher PLL bandwidth leads to higher drift rate. Due to the nature of the first-order system, the PLL frequency will never stay at $\omega_r$, and the drift rate will be slower when $\omega_C$ is closer to $\omega_r$.

2. The PLL frequency won’t drift if $\omega_r$ is the same as the line-frequency, or under a purely resistive load condition.
As mentioned above, $K_2$ and $\varphi_2$ are related to the system frequency $\omega_C$ and quality factor $Q$. A small $Q$ makes $K_2$ and $\varphi_2$ insensitive to the system frequency. Fig. 4.59 and Fig. 4.60 show the normalized $K_2$ in terms of system frequency and quality factor. $K_2$ reaches its maximum value at the resonant frequency (in simulation, the resonant frequency is set at 60 Hz). Fig. 4.61 and Fig. 4.62 show $\varphi_2$ in terms of system frequency and quality factor. The $\varphi_2$ figure shows that the positive feedback will drive the frequency to the resonant frequency; the resonant frequency would be the stable equilibrium point.

![3-D figure of $K_2$ in terms of $\omega_C$ and $Q$](image1)

Fig. 4.59: 3-D figure of $K_2$ in terms of $\omega_C$ and $Q$

![2-D figure of $K_2$ in terms of $\omega_C$ and $Q$](image2)

Fig. 4.60: 2-D figure of $K_2$ in terms of $\omega_C$ and $Q
The switching model (2-level 3 Φ voltage-source converter) simulation is conducted to evaluate the above results. The parameters in the simulation are shown in Table 4.5 and the islanding condition occurs at 0.2 sec. //R_iC_L (equivalent \( \omega_r = 0 \)) and //R_iL_L (equivalent \( \omega_r = \infty \)) local-loads are simulated in Fig. 4.63 and Fig. 4.64, respectively. The frequency will drift toward to the equivalent resonant frequency to 0 Hz or \( \infty \) Hz, and thus an over/under frequency measurement can easily detect the islanding event. Another
load //R_LC_L (ω_r = 60 Hz) is simulated in Fig. 4.65, showing that the frequency won’t drift due to φ_2 = 0, which requires a modification to detect.

<table>
<thead>
<tr>
<th>K_p, K_i</th>
<th>//R_LC_L</th>
<th>//R_LL</th>
<th>//R_L1C_L</th>
<th>V_g</th>
<th>I_C</th>
<th>f_o</th>
<th>f_s</th>
</tr>
</thead>
<tbody>
<tr>
<td>3, 2</td>
<td>3 Ω // 20 μF</td>
<td>3 Ω // 50 mH</td>
<td>3 Ω // 17.4 mH // 400 μF</td>
<td>150 V</td>
<td>50 A</td>
<td>60 Hz</td>
<td>20 kHz</td>
</tr>
</tbody>
</table>

(0.1 Ω resistor is in series with LL for damping)

Table 4.5: Parameters in simulation

Fig. 4.63: PLL output under islanded condition with //R_LC_L load. One phase voltage and current, v_{Ca} (maroon) [50V/DIV], i_a (blue) [50A/DIV], PLL output ω_c/2π (magenta) [1Hz/DIV]
Fig. 4.64: PLL output under islanded condition with \(//R_lL_C\) load. One phase voltage and current, \(v_Ca\) (maroon) [50V/DIV], \(i_a\) (blue) [50A/DIV], PLL output \(\omega_C/2\pi\) (magenta) [5Hz/DIV]

\[\Delta\omega_C > 0\]

Fig. 4.65: PLL output under islanded condition with \(//R_lL_C\) load. One phase voltage and current, \(v_Ca\) (maroon) [50V/DIV], \(i_a\) (blue) [50A/DIV], PLL output \(\omega_C/2\pi\) (magenta) [0.5Hz/DIV]

\[\Delta\omega_C > 0\]
It is also interesting to observe the frequency step \( \Delta \omega_C \) when islanding occurs, which helps quickly detect the islanding event. \( \Delta \omega_C \) is due to the switch from the grid-tied sub-mode in Fig. 4.56 to the islanded sub-mode in Fig. 4.57. \( v_q \) equals zero before the islanding event. After the islanding event, \( v_q \) steps from zero to \( v_+ \), leading to a frequency step, as shown in (48).

\[
\Delta \omega_C = K_p \cdot v_+ = K_p \cdot \phi_2(\omega_c) \cdot I_c \cdot K_2
\]

(48)

Table 4.6 shows a comparison between the simulation results and the model prediction results of the frequency step \( \Delta \omega_C \).

<table>
<thead>
<tr>
<th></th>
<th>Simulation</th>
<th>Prediction</th>
</tr>
</thead>
<tbody>
<tr>
<td>( //R_iC_L )</td>
<td>-1.6×2π rad</td>
<td>-1.6125×2π rad</td>
</tr>
<tr>
<td>( //R_iL_L )</td>
<td>+9.3×2π rad</td>
<td>+11.2×2π rad</td>
</tr>
<tr>
<td>( //R_iL_iC_L )</td>
<td>0 rad</td>
<td>0 rad</td>
</tr>
</tbody>
</table>

Table 4.6 shows that the PLL can be used to detect most of the islanding event. Ideally, there is no obvious stability issue under the power-matched \( //RLC \) load with 60 Hz resonant frequency, and this load can be regarded as the worst load condition or non-detection zone (NDZ) point.

If the delay effect is considered, which is contributed largely by the sensor delay, the real worst loading case is NOT the \( //RLC \) load with 60 Hz resonant frequency. The following discussions explain this briefly.

If it is assumed that the total delay at 60 Hz is \( \Delta \) rad, the PLL system would be configured as shown in Fig. 4.66 with the consideration of this delay.

![PLL diagram](image)

Fig. 4.66: PLL when considering the delay effect

Thus, the \( \phi_2 \) term in Fig. 4.57 would be (49).
\[ \varphi_2(\omega_c) = \arctan \left( Q \frac{\omega_r^2 - \omega_c^2}{\omega_l \omega_r} \right) - \Delta \]  

(49)

The delay has a direct impact on the phase-shift term. If the local-load resonant frequency is 60 Hz, the \( \varphi_2 \) term would be (50) when the islanding condition occurs.

\[ \varphi_2(\omega_c) = -\Delta \]  

(50)

Thus, the PLL output frequency is expected to have a negative frequency step, and the PLL will drift to a frequency when \( \varphi_2 = \Delta \). The frequency step would be

\[ \Delta \omega_c = K_p \cdot v_s = -K_p \cdot I_C \cdot R_L \cdot \Delta \]  

(51)

It can be seen that the negative frequency step would be in proportional to the delay time, and the frequency will drift down to a frequency smaller than 60 Hz, even though the local-load resonant frequency is 60 Hz. As shown in Fig. 4.67, if the delay at 60 Hz (exaggerated for clarity) is 25 \( \mu \text{s} \) and 50 \( \mu \text{s} \), the average model simulation results show that the PLL will drift down. The simulation condition is shown in Table 4.7. Therefore, due in large part to the delay-effect, the islanding event under the 60 Hz resonant frequency local-load can still be detected.

<table>
<thead>
<tr>
<th>Table 4.7: Parameters in simulation</th>
</tr>
</thead>
<tbody>
<tr>
<td>( K_p, K_i )</td>
</tr>
<tr>
<td>( R_L )</td>
</tr>
<tr>
<td>( L_L )</td>
</tr>
<tr>
<td>( C_L )</td>
</tr>
<tr>
<td>( \omega_r )</td>
</tr>
<tr>
<td>( V_g )</td>
</tr>
<tr>
<td>( I_C )</td>
</tr>
</tbody>
</table>

![Fig. 4.67: Average model simulation results of PLL output with digital delay under //\( R_L C_L L_L \) load with 60 Hz resonant frequency. \( \omega_C \) (blue) [0.5 Hz/DIV] without delay, \( \omega_C \) (green) [0.5 Hz/DIV] with 25 \( \mu \text{s} \) delay, \( \omega_C \) (red) [0.5 Hz/DIV] with 50 \( \mu \text{s} \) delay]
If the delay effect is considered, the real NDZ local-load would be the power-matched load with the resonant frequency in (52).

$$\arctan\left(Q \left( \frac{\omega_r^2 - \omega_c^2}{\omega_c \omega_r} \right) \right) = \Delta \Rightarrow \omega_r = \left( \frac{k}{2} + \sqrt{\left(1 + \frac{k}{4}\right)} \right) \omega_c, k = \frac{1}{Q} \tan \Delta$$

(52)

It is seen that the NDZ point resonant frequency, related to the load quality factor $Q$ and the delay time, no longer stays at 60 Hz, but will be a little higher than 60 Hz. On the other hand, using PLL itself without any modification can directly comply with the AI test standard which defines using the $RLC$ load with a 60 Hz resonant frequency, as long as a digital delay is present in the loop.

It should be noted that, if the local-load is a purely resistive load, the PLL model under the islanded condition by considering the delay effect is shown in Fig. 4.68. The PLL becomes an open-loop system as $\varphi_2$ equals zero. As such, the delay propagates through the PLL and the output $\omega_C$ drifts away. However, the sensor delay is so small at the line frequency that the drift rate is extremely slow.

![Fig. 4.68: PLL model under purely resistive load at islanded condition](image)

### 4.2.3.3. Experiments

The experimental setup is shown in Fig. 4.69. A three-phase two-level VSI is used as the grid-interface converter. The components used to conduct the experiment are shown in Fig. 4.70, including three-phase resistors, capacitors, and inductors. Fig. 4.71 shows the three-phase relays at the PCC switch. The test parameters are shown in Table 4.8.

<table>
<thead>
<tr>
<th>Table 4.8: Parameters for Test (per phase)</th>
</tr>
</thead>
<tbody>
<tr>
<td>System voltage $V_g$</td>
</tr>
<tr>
<td>----------------------</td>
</tr>
<tr>
<td>80 V</td>
</tr>
</tbody>
</table>
Fig. 4.69: 5 kW three-phase PWM converter test bed

Fig. 4.70: Three-phase loads for test

Fig. 4.71: Three-phase relay used as the PCC switch

Fig. 4.72 and Fig. 4.73 show the PLL outputs with the capacitive load under the islanded condition in experiment and in simulation, respectively. In both of these cases, the output drifts down to zero.
Fig. 4.72: PLL output under //R_LC_L load condition: phase voltage: \( v_{Ca} \) (maroon) [100V/DIV], \( \omega_C \) (purple) [2.5Hz/DIV]

Fig. 4.73: PLL output under //R_LC_L load condition in simulation: phase voltage \( v_{Ca} \) (green) [100V/DIV], \( \omega_C \) (purple) [5Hz/DIV]

Fig. 4.74 and Fig. 4.75 show the PLL outputs with the inductive load under islanded conditions in experiment and simulation, respectively. In these cases, the output drifts up to infinity.
Fig. 4.74: PLL output under //RL load condition: phase voltage: $v_{Ca}$ (purple) [100V/DIV], $\omega_C$ (green) [5Hz/DIV]

Fig. 4.75: PLL output under //RL load condition in simulation: phase voltage: $v_{Ca}$ (purple) [100V/DIV], $\omega_C$ (green) [5Hz/DIV]

Fig. 4.76 shows the PLL output with the //RLC load under the islanded conditions in the experiment.
4.2.3.4. Conclusion

This section comprehensively analyzed the grid-synchronization behavior at the islanded condition. It shows that different local-loads result in different behavior, and the //RLC load can stabilize the output frequency at the resonant frequency. All of these results can be used to study islanding detection in the next chapter.

4.2.4. Low-frequency Small-signal Analysis of Grid Synchronization

4.2.4.1. Introduction

The previous discussions analyzed the PLL behaviors at the weak grid and the islanded condition. However, some of questions still cannot be explained by the proposed non-linear quasi-static model. For example, the previous results showed that the PLL output tends to approach the local-load resonant frequency with a //RLC load at the islanded condition. How to demonstrate this conclusion mathematically? The previous analysis presented the converter system frequency behavior under the //RLC load condition, and extended the discussion to $R$, $L$, $C$ conditions. How to extend the results to any passive load conditions?

The small-signal analysis at an equilibrium point is a useful tool to understand the dynamic behavior of a non-linear system. Many of the above questions actually can be
explained by such tool. Therefore, this section will focus on the small-signal analysis of the grid-synchronization in the ac-dc bus-interface converter system.

### 4.2.4.2. Generic Small-signal Model

The small-signal PLL model under a purely resistive load at the islanded condition can be directly obtained as shown in Fig. 4.77 since it is a linear system. The transfer function from perturbation $\theta_{pert}$ to output $\omega_C$ is shown in (53). Due to the integrator, this reveals a marginal stable system which explains why the additional delay can drive away the PLL output.

$$\frac{\tilde{\omega}_C}{\tilde{\theta}_{pert}} = I_C R_L \frac{K_p s + K_i}{s}$$  \hspace{1cm} (53)

Generally, the proposed quasi-static PLL model shown in Fig. 4.39 can be linearized around an equilibrium operating point, e.g., $\omega_{op}$. $\tilde{\omega}_C$ is the small-signal frequency deviation at the equilibrium operating point. The large-signal positive feedback terms are linearized as shown in (54) and (55).

$$K_2(\omega_C) = K_2(\omega_{op}) + k_Z \times (\omega_C - \omega_{op})$$
$$= K_2(\omega_{op}) + k_Z \times \tilde{\omega}_C$$

$$\sin[\phi_2(\omega_C)] = \sin[\phi_2(\omega_{op}) + k_\phi \times (\omega_C - \omega_{op})]$$
$$= \sin(\phi_2(\omega_{op}) + \cos(\phi_2(\omega_{op})) \times k_\phi \times \tilde{\omega}_C$$
$$\approx \phi_2(\omega_{op}) + k_\phi \times \tilde{\omega}_C$$

$k_Z$ and $k_\phi$ are the small-signal linearized gains at the operation point, as shown in (56) and (57).

$$k_Z = \left. \frac{\partial K_2}{\partial \omega_C} \right|_{\omega_C = \omega_{op}}$$

$$k_\phi = \left. \frac{\partial \phi_2}{\partial \omega_C} \right|_{\omega_C = \omega_{op}}$$

The large-signal negative feedback terms in Fig. 4.39 can be linearized as well. The equation (58) is simplified by assuming the grid-frequency to be constant.
The sinusoidal function small-signal gain $k_{\sin}$ in PD has to be considered as the operating point ($\theta_g - \theta_C = \theta_\Delta$) may not stay at zero. As shown in Fig. 4.78, this gain is shown in (59).

\[
K_1(\omega_g) = K_2(\omega_{op}) + k_g \times (\omega_g - \omega_{op}) \\
= K_2(\omega_{op}) + k_g \times \bar{\omega}_g \\
= K_2(\omega_{op})
\]

(58)

\[
k_{\sin} = \cos(\theta_\Delta)
\]

(59)

If ignoring the product of small-signals, Fig. 4.79 shows the proposed small-signal PLL model around the operating point.

As mentioned above, the phasor representation is valid at frequencies much lower than the line frequency, within the bandwidth of the PLL. Thus, the linearized gains of the phasor values are also valid only when the small-signal frequency deviation dynamics
are slow. This is essentially a low-frequency small-signal model which, however, is sufficient to help understand the characteristic of the operation point.

In order to verify this small-signal model, a measurement setup is performed in simulation, as shown in Fig. 4.80. The converter system supplies 50 A_{pk} to a \( \parallel RC \) (2 \( \Omega \)/87.95\( \mu \)F) load under the grid-tied condition with a resistor \( R_g = 10 \Omega \) as the grid impedance, and the PLL PI values are \( K_p = 1.5, K_i = 3 \).

![Network analyzer tool](image)

Fig. 4.80: Simulation verification of grid synchronization small-signal model at weak grid

The model gives the following parameters in (60) and (61).

\[
\omega_{op} = 2\pi 60 \tag{60}
\]

\[
\begin{align*}
K_1 &= \frac{R_L}{\sqrt{(R_L + R_g)^2 + (R_L R_g \omega_{op} C_L)^2}} \\
K_2 &= \frac{R_{pp}}{\sqrt{1 + (\omega_{op} R_{pp} C_L)^2}} \\
\phi_2 &= -\arctan(\omega_{op} R_{pp} C_L) \\
k_p &= \frac{R_{pp} C_L}{1 + (\omega_{op} R_{pp} C_L)^2} \\
k_z &= \frac{C_L^2 R_{pp}^3 \omega_{op}}{\left((\omega_{op} R_{pp} C_L)^2 + 1\right)^3} \\
k_{sin} &= \cos(\theta_{\Delta})
\end{align*}
\tag{61}
\]
The operating point $\theta_A$ can be obtained by solving the power balance equations according to Fig. 4.81.

\[
\begin{aligned}
V_g \sin(\theta_A) &= \omega_{op} C_L V_c R_g \\
V_g \cos(\theta_A) &= V_c + R_g \left( \frac{V_c}{R_L} - I_c \right)
\end{aligned}
\] (62)

Upon obtaining all the parameters needed in Fig. 4.79, the small-signal transfer-function at $\omega_C = \omega_{op}$ is obtained in (63).

\[
\tilde{\omega}_C = \frac{k \sin V_c K_G}{\theta_g} \frac{K_p + K_1}{1 - I_c \left( k_\phi Z_2 + k_\circ \phi_2 \right) \left( K_p + K_1 \right)}
\] (63)

As shown in Fig. 4.80, this model can be verified by using the developed injection and measurement tool in MATLAB to inject a perturbation signal into the phase of the grid-voltage and measure the signal of $\omega_C$ from 0.01 Hz to 10 Hz.

In Fig. 4.82, the simulation measurement result ($\omega_C/\theta_g$) is shown in the blue curve and the model gives the red curve. It reveals that the proposed small-signal model matches with the measurement result.
4.2.4.3. Small-signal Model at Islanded Conditions

If the local-load $Z_L$ is a //RLC load, the small-signal PLL model around the equilibrium operating point $\omega_r$ can be obtained based on Fig. 4.57. As such, the following equations are obtained.

$$\omega_{op} = \omega_r$$

$$k_z = \frac{\partial}{\partial \omega_c} \left( \arctan \left[ Q \left( \frac{\omega_r^2 - \omega_c^2}{\omega_c \omega_r} \right) \right] \right)_{\omega_c = \omega_r}$$

$$k_\phi = \frac{\partial}{\partial \omega_c} \left( \frac{R_L}{\sqrt{1 + Q^2 \left( \frac{\omega_c}{\omega_r} - \frac{\omega_r}{\omega_c} \right)^2}} \right)_{\omega_c = \omega_r}$$

$$\begin{align*}
K_z(\omega_r) &= R_L \\
\phi_2(\omega_r) &= 0
\end{align*}$$

Equation (65) can be further simplified as shown in (67).

$$\begin{align*}
k_z &= 0 \\
k_\phi &= -\frac{2Q}{\omega_r}
\end{align*}$$

Then, the small-signal PLL model at the islanded condition can be further simplified as shown in Fig. 4.83.
The transfer function in (68) and the closed-loop pole in (69) can be easily drawn from this small-signal PLL model.

\[
\tilde{\omega}_{\text{out}} = \frac{I_c R_L}{\tilde{\omega}_{\text{pert}}} = \frac{sK_p + K_i}{1 - I_c R_L K_p k_\varphi} \left( s - \frac{I_c R_L K_i k_\varphi}{1 - I_c R_L K_p k_\varphi} \right)
\]

\[
\omega_{\text{pole}} = \frac{I_c R_L K_i k_\varphi}{1 - I_c R_L K_p k_\varphi}
\]

This is a very low-frequency pole under a low $Q$ condition, much lower than the bandwidth of PLL. Since $k_\varphi < 0$, the PLL essentially only has one small-signal negative feedback loop, and this closed-loop pole always stays at the left-half-plane. So, the PLL is stable at this equilibrium point, which simply means that when an islanding condition occurs, the PLL output tends to approach $\omega_r$, and stay at $\omega_r$ even with the perturbation due to the nature of negative feedback.

In order to verify this small-signal model, a measurement setup is performed in simulation, as shown in Fig. 4.84. The converter system supplies 50 A pk to a //RLC (2 $\Omega$//80 mH// 87.95$\mu$F) load under the islanded condition, and the PLL PI values are $K_p = 2$, $K_i = 5$. The developed injection and measurement tool in MATLAB injects a perturbation signal into $v_q$ and measures the signal of $\omega_C$ from 0.01 Hz to 10 Hz. In Fig. 4.85, the simulation measurement result ($\omega_C/v_q$) matches with the model.
The above analysis shows that the small-signal phase shift term \( k_\phi \) is critical for evaluating the characteristics of the PLL equilibrium point. The value of \( k_\phi \) can also be obtained by checking the 2-D figure of \( \phi_2 \) in terms of \( \omega_C \), which is shown above in Fig. 4.62. Similarly \( k_Z \) can be also obtained by checking the 2-D figure of \( K_2 \) in terms of \( \omega_C \), which is shown in Fig. 4.60.

Therefore, for any type of linear load, the PLL behavior can be directly evaluated by simply observing the off-line impedance. The two steps for evaluating PLL behavior are:

1. Find the equilibrium point: The PLL equilibrium point is the frequency at which phase of the impedance equals zero.

2. Find the sign of \( k_\phi \): Directly check the slope of the phase of the impedance around the equilibrium point. If \( k_\phi \) is positive, it is an unstable equilibrium point, while if \( k_\phi \) is negative, it is a stable equilibrium point.

For example, Fig. 4.86 shows an impedance measurement of a //RLC load. It is easily to find that there is one equilibrium point where the phase equals zero, which is exactly the resonant frequency. Also, the \( k_\phi \) is a negative value, which can be obtained by checking the slope of the phase around the equilibrium point.
Another example shows an impedance measurement of a \textit{RLC} load in series. It is seen from Fig. 4.87 that the resonant frequency is still an equilibrium point, and $k_{\phi}$ is positive around the equilibrium point. This means that, for a series \textit{RLC} load, the resonant frequency is an unstable equilibrium point, and the PLL output drifts out of the resonant frequency as soon as an islanding event occurs.

Fig. 4.88 shows the impedance of a purely resistive load. It shows that the phase of the resistor is zero throughout the frequency. So, any frequency can be the critical equilibrium point.
The capacitor and the inductor load, as shown in Fig. 4.89 and Fig. 4.90, don’t have any equilibrium points, so the PLL output will drift to zero and infinity, respectively.

The above figures show that for the //RLC load defined in IEEE 1547, its resonant frequency is a stable equilibrium point for PLL. In other words, if the power drawn by //RLC load is exactly the same as delivered by the converter unit, when an islanding condition occurs, the whole system will still operate normally and both the output current, terminal voltage and frequency stay the same. In this case, the converter itself cannot detect whether the whole system operates in the islanded condition or in the grid-tied mode.

4.2.4.4. Conclusion

The small-signal analysis of the grid synchronization at both the weak grid and the islanded condition are given. The modeling concept, procedure, and verification are given.
The small-signal model at the islanded condition helps determine the stability of operating point, and the PLL behavior and stability at any passive local-load can be obtained from the proposed small-signal model.

4.3. **GRID SYNCHRONIZATION MODELING FOR MULTI-CONVERTER CONDITION**

4.3.1. **INTRODUCTION**

The previous section presents an extensive analysis of the single bus-interface converter output frequency behavior. A straightforward question would be: “what would be the results if there were two or more bus-interface converters connected in parallel with the grid.” Answering this question is critical to evaluate any grid synchronization strategies [222] and the related control methods [223, 224] in the ac micro-grid/nano-grid where lots of DG converters are tied to the grid.

Moreover, the answer to this question can further help us understand the potential small-signal interaction issues among PLLs at weak grid conditions and eventually help engineers develop the design rules for a multi-converter system. For example, in a future power system, hundreds of EVs could connected to the grid in a very limited space, and their grid synchronization “talk” to each other, which might result in the instability of the system.

4.3.2. **MULTIPLE-CONVERTER SYSTEM AT ISLANDED CONDITIONS**

In order to simply the study, this discussion begins with an islanded system connected by two converters that are close to each other, as shown in Fig. 4.91.
Fig. 4.91: Two bi-directional ac-dc bus-interface converters in system

A switching model simulation is conducted by using the parameters shown in Table 4.9. \( K_p \) and \( K_i \) are the proportional and integrator gains in two PLL LFs. \( I_{C2} = -50 \, \text{A}_{\text{pk}} \) means converter 2 operates as the rectifier mode, or it can be regarded as a active front-end rectifier (AFE) load. As shown in Fig. 4.92, both converters’ PLL output frequencies start drifting downward when an islanding condition occurs, indicating an unstable case which doesn’t appear under single bus-interface converter conditions. This unique result indicates that the grid synchronization dynamics do change at the multi-converter condition.

Table 4.9: Simulation Parameters for two bus-interface converters

<table>
<thead>
<tr>
<th>( f_a )</th>
<th>( f_s )</th>
<th>( I_{C1} )</th>
<th>( I_{C2} )</th>
<th>( Z_L )</th>
<th>( K_{p1}, K_{i1} )</th>
<th>( K_{p2}, K_{i2} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>60 Hz</td>
<td>20 kHz</td>
<td>100 A(_{\text{pk}})</td>
<td>-50 A(_{\text{pk}})</td>
<td>2 ( \Omega )</td>
<td>1, 5</td>
<td>1, 1</td>
</tr>
</tbody>
</table>
As shown in Fig. 4.93, the PLL model at the islanded condition can be used to study this simple case. This model is obtained by following the superposition principle. Each converter’s phase output is a reference to the other’s. The transfer function of the No.1 PLL is derived in (70), which shows two poles and one integrator.

\[
\frac{\bar{\omega}_{c1}}{\theta_{pert}} = \frac{s\tilde{\theta}_{c1}}{\theta_{pert}} = \frac{I_{c2}R_L\left(sK_{p1} + K_{i1}\right)\left(s^2 + sI_{c1}R_LK_{p2} + I_{c1}R_LK_{i2}\right)}{s\left(s^2 + sI_{c2}K_{p1} + I_{c2}K_{i2}\right)R_L + (I_{c1}K_{i1} + I_{c1}K_{p2})} = \frac{N(s)}{s(s - \omega_{p1})(s - \omega_{p2})} \tag{70}
\]

\[
\omega_{p1,2} = -\frac{R_L}{2} \left[ (I_{c2}K_{p1} + I_{c2}K_{p2}) \pm \sqrt{(I_{c2}K_{p1} + I_{c2}K_{p2})^2 - 4(I_{c2}K_{i1} + I_{c2}K_{i2})} \right] \tag{71}
\]

The following conclusions can be inferred from (71):
If both converters deliver the power \((I_{C1} > 0, I_{C2} > 0)\), the two poles are located on the left-half-plane, and the PLL behavior is similar to the behavior in the single-converter case.

If both converters have the same PLL PI values, the two poles will be canceled by the two zeros in \(N(s)\), and (71) will be reduced to (53). The two converters can be regarded as a single converter.

If the power directions of two converters are different, the poles in (71) might be located on the right-half-plane (RHP) at some PI values. If so, the PLL outputs are unstable at the islanded condition.

This discussion can then be extended to a two-converter system with the \(/RЛC\) local-load at the islanded condition. As seen in Fig. 4.94, the two small-signal PLL loops (around \(\omega_r = 2\pi 60 \text{ rad/s}\)) are fully coupled to each other via the system impedance, and it is more complicated than the \(R\) case. Additional positive feedback loops, due to the resonance of the load, show up in each PLL loop. Since the two converters share the same system impedances, \(k_{\phi 1} = k_{\phi 2} = k_\psi\) at the same operating point. This system can be simplified as in Fig. 4.95, where \(G_1\) and \(G_2\) are shown in (72). The transfer function of PLL1 is shown in (73), and it is found that the denominator \(D(s)\) includes three poles.
\[
G_1 = \frac{1}{s} I_{c2} R_L \frac{K_{p1} + K_{i1} \frac{1}{s}}{1 - k_v I_{c1} R_L \left( K_{p1} + K_{i1} \frac{1}{s} \right)}
\]
\[
G_2 = \frac{1}{s} I_{c1} R_L \frac{K_{p2} + K_{i2} \frac{1}{s}}{1 - k_v I_{c2} R_L \left( K_{p2} + K_{i2} \frac{1}{s} \right)} \tag{72}
\]

\[
\frac{\tilde{\omega}_{c1}}{\tilde{\theta}_{pert}} = \frac{s \tilde{\theta}_{c1}}{\tilde{\theta}_{pert}} = \frac{s G_1}{1 + G_1} \left( 1 + G_2 (s k_v + 1) \right)^2 \frac{N(s)}{D(s)} = \frac{N(s)}{(s - \omega_{p1})(s - \omega_{p2})(s - \omega_{p3})} \tag{73}
\]

If three of the poles are located on left-half-plane, the PLL system is stable and its behavior is similar to that of a single converter case. The analytical expressions of three poles of this three-order system are extremely complicated, and the numerical method can be used.

In order to verify the model, a simulation in Fig. 4.96 is established by randomly picking up parameters shown in Table 4.10. The results from the small-signal measurement and the model are shown in Fig. 4.97. The results match to each other.

| Table 4.10: Simulation parameters for two bus-interface converters with //RLC load |
|---|---|---|---|---|---|
| | \(f_o\) | \(I_{c1}\) | \(I_{c2}\) | \(Z_i\) | \(K_{p1}, K_{i1}\) | \(K_{p2}, K_{i2}\) |
| | 60 Hz | 70 A_{pk} | -20 A_{pk} | 2 \(\Omega/80 \) mH/87.95 \(\mu\)F | 0.1, 1 | 1, 1 |
Another four examples using different parameters are shown in Table 4.11 to illustrate how the PLL stability can be predicted by the loci of the three poles.

The corresponding PLL output simulation results are shown in Fig. 4.98 to Fig. 4.101. The denominator in case 1 shows an unstable double-pole (0.227 rad/s), and the simulation result in Fig. 4.98 shows an unstable oscillation at 0.274 rad/s, which is close to the prediction. In case 2, the denominator shows a very fast single-pole (214.5 rad/s), and the simulation result in Fig. 4.99 shows a very fast unstable behavior. In case 3, the denominator shows two slow single-poles, and Fig. 4.100 shows a slow exponential drift behavior. Case 4 shows a stable case revealing a stable double-pole (0.7154 rad/s) matching with the damped oscillation behavior (0.737 rad/s) in the simulation in Fig. 4.101.

Table 4.11: Four examples for two-converter under //RLC islanded condition

<table>
<thead>
<tr>
<th>Case</th>
<th>Simulation condition</th>
<th>Calculated Characteristics equation</th>
</tr>
</thead>
</table>
| Case 1 | \(/R_{L}C_{1}C_{2}=2\Omega/80mH/87.95\mu F\)  
\(K_{p}=1, K_{i}=2.5, K_{p2}=1, K_{i2}=1\)  
\(I_{C1}=100\ A_{pk}, I_{C2}=50\ A_{pk}\) | \(D(s) = (s^2 - 0.3631s + 0.08454)(s + 100.5)\) |
| Case 2 | \(/R_{L}C_{1}C_{2}=2\Omega/80mH/87.95\mu F\)  
\(K_{p}=5, K_{i}=2.5, K_{p2}=1, K_{i2}=1\)  
\(I_{C1}=100\ A_{pk}, I_{C2}=50\ A_{pk}\) | \(D(s) = (s - 214.5)(s + 0.2231)(s - 0.1396)\) |
| Case 3 | \(/R_{L}C_{1}C_{2}=2\Omega/10mH/703.62\mu F\)  
\(K_{p}=1, K_{i}=2.5, K_{p2}=1, K_{i2}=0.1\)  
\(I_{C1}=100\ A_{pk}, I_{C2}=50\ A_{pk}\) | \(D(s) = (s + 102.3)(s - 1.15)(s - 0.04667)\) |
| Case 4 | \(/R_{L}C_{1}C_{2}=2\Omega/80mH/87.95\mu F\)  
\(K_{p}=1, K_{i}=2.5, K_{p2}=1, K_{i2}=1\)  
\(I_{C1}=100\ A_{pk}, I_{C2}=50\ A_{pk}\) | \(D(s) = (s^2 + 0.3712s + 0.5463)(s + 100.5)\) |
The results demonstrate that the PLL model helps predict the frequency behaviors of multiple-converter system at the islanded condition, which is a very useful tool for evaluating the performance of any frequency stability-based islanding detection methods, which will be discussed in Chapter 5.

Deriving the transfer function requires a tremendous effort and would be impossible for a large number of converters working together. Thus, a simple resolution is desired to generalize the result for any number of converters. Fig. 4.102 shows the No.1 PLL loop at a three-converter condition. The output phases of the other two converters $\theta_{c2}$, $\theta_{c3}$ are the input references. This block diagram can be simplified as Fig. 4.103, which uses the parameters shown in (74). Then, the signal-flow-graph (SFG) can be used as shown in Fig. 4.104 to represent the signals’ relationship, where the dots and arrows indicate the signals and transfer functions, respectively.
As such, the transfer functions of the PLL loops in any number of converter case can be generalized in (75), where \( N \) is the total number of converters.

\[
\begin{align*}
G_{21} &= \left( \frac{1}{s} + k_\phi \right) I_{c2} R_L \frac{K_{p1} + K_{i1} \frac{1}{s}}{1 - k_\phi I_{c1} R_L \left( K_{p1} + K_{i1} \frac{1}{s} \right)} \\
G_{31} &= \left( \frac{1}{s} + k_\phi \right) I_{c3} R_L \frac{K_{p1} + K_{i1} \frac{1}{s}}{1 - k_\phi I_{c1} R_L \left( K_{p1} + K_{i1} \frac{1}{s} \right)} \\
G_{11} &= -\frac{G_{21} + G_{31}}{1 + s k_\phi} \\
\end{align*}
\]
The signals’ relationship can be generalized as well by using the SFG. The number of signals depends on the number of converters. A three-converter case and a four-converter case are shown in Fig. 4.105 and Fig. 4.106, respectively.

\[
G_{nm} = \left( \frac{1}{s} + k_p \right) I_{cn} R_L \frac{K_{pm} + K_{im} \frac{1}{s}}{1 - k_p I_{cn} R_L \left( K_{pm} + K_{im} \frac{1}{s} \right)}, n \neq m
\]

\[
G_{nm} = -\frac{1}{1 + s k_p} \sum_{n=1}^{N} G_{nm}
\]

The signals’ relationship can be generalized as well by using the SFG. The number of signals depends on the number of converters. A three-converter case and a four-converter case are shown in Fig. 4.105 and Fig. 4.106, respectively.

Fig. 4.105: SFG representation of PLL loop in three-converter case

Fig. 4.106: SFG representation of PLL loop in four-converter case

Aside from its simplicity of showing the relationships between signals, SFG also provides a generic solution to derive the high-order system transfer function by following the Mason gain formula (MGF) as shown in (76).
\[ G = \frac{y_{out}}{y_{in}} = \sum_{k=1}^{N} G_k \Delta_k \]

\[ \Delta = 1 - \sum L_i + \sum L_i L_j - \sum L_i L_j L_k + \cdots + (-1)^n \sum \cdots \]

where \( \Delta \) is the determinant of the graph. \( N \) is the total number of forward paths between \( y_{in} \) and \( y_{out} \). \( G_k \) is the gain of the \( k \)th forward path between \( y_{in} \) and \( y_{out} \). \( L_i \) is the loop gain of each closed loop in the system. \( L_i L_j \) is the product of the loop gains of any two non-touching loops (no common nodes). \( L_i L_j L_k \) is the product of the loop gains of any three pairwise non-touching loops. \( \Delta_k \) is the cofactor value of \( \Delta \) for the \( k \)th forward path, with the loops touching the \( k \)th forward path removed.

High-order system transfer functions thus can be obtained by using the computer-aided-system according to the rules of MGF. The PLL loop dynamics at the multi-converter condition can be used to study the frequency stability and also to evaluate the islanding detection methods.

### 4.3.3. Multiple-converter system at weak grid conditions

The next question is how the PLLs behave if a weak grid is present. Before answering the question, the following example shows a potential frequency stability issue at weak grid conditions, which has been ignored until now. As shown in Fig. 4.107, a manufacture factory located in a rural area is supplied by a 1 MW distribution transformer and a 1MW bus feeder from the distribution power grid. The factory owner needs more electricity energy due to the newly-installed 8 MW electric drives. To avoid bothering the utility to upgrade the grid distribution system, the owner thus installs PV panels, wind turbines, and energy storage and connects these to the factory via several power electronic inverters.

This example reflects the concept of the future distributed generation system or smart grid being promoted by governments. The basic idea is that the local energy consumption can be compensated by the local generation without massively upgrading the transmission/distribution infrastructure. The popular “zero net energy consumption” concept is also the immediate derivative of this idea. However, when the factory starts running all the loads, it is found that the output frequency of inverters starts oscillating and eventually the whole system collapses.
This example can be simplified by using Fig. 4.91. Converter No. 1 represents all DG inverters, rated around 8 MW, the local-load $Z_L$ are the original 1 MW load, and converter No. 2 represents the 8 MW electric drives with the active front-end rectifiers tied to the grid. The parameters used in this example are shown in Table 4.12. The three-phase grid impedance are around 7% of the base-impedance (10 Ω).

![Diagram of future local distribution generation system]

**Table 4.12: Simulation parameters for two bus-interface converters**

<table>
<thead>
<tr>
<th>$f_0$</th>
<th>$V_g$</th>
<th>$I_{C1}$</th>
<th>$I_{C2}$</th>
<th>$Z_L$</th>
<th>$K_{p1}$, $K_{i1}$</th>
<th>$K_{p2}$, $K_{i2}$</th>
<th>$3Φ Z_{xformer}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>60 Hz</td>
<td>100 V</td>
<td>85 A</td>
<td>-85 A</td>
<td>10 Ω / 87.95 μF</td>
<td>0.1, 3.2</td>
<td>0.05, 0.5</td>
<td>0.7 Ω, 0.8 Ω, 0.65 Ω</td>
</tr>
</tbody>
</table>

Fig. 4.108 shows both of the PLLs’ unstable oscillation outputs when the grid impedances step from zero to the values in Table 4.12. The oscillation frequency is about 2 Hz, and a 120 Hz ripple is on top of it. This frequency instability issue should be considered by both power system and power electronics engineers. This instability issue will be even more severe under unbalanced load, harmonic polluted system conditions.
In order to predict this potential instability, the grid synchronization model in multi-converter case at the weak grid condition is needed. Last section has already showed the PLL small-signal model of single-converter at the weak grid condition. The information can be used here.

Similarly as the modeling of grid-synchronization in multi-converter case at the islanded condition, the small-signal model at the weak grid condition in two-converter case is shown in Fig. 4.109. Compared to the model of two-converter at the islanded condition, the loops contain the dynamics from the grid. The phase of grid is the input reference for both converters. In other words, $v_q$ signal in each converter’s PLL system consists of the contributions from itself (red), the other converter (blue), and the grid (purple).
As a match of fact, since both converters share the same system impedances, \( P_1 = P_2 = P \); since both converters synchronize the same connection point (there is no impedance between converters), \( \theta_g - \theta_{C1} = \theta_g - \theta_{C2} = \theta_\Delta \). The parameters in this model are shown in (77).

\[
\begin{align*}
\left\{ \begin{array}{l}
P_1 = P_2 = P = K_2 (\omega_{op}) k_q + \varphi_2 (\omega_{op}) k_z \\
k_{\sin} = k_{\sin1} = k_{\sin2} = \cos(\theta_\Delta)
\end{array} \right.
\tag{77}
\]

In this example, //\( R_L L_L \) and \( R_g \) are the local-load and grid impedance, which are the same condition as in Fig. 4.80. So, all parameters in Fig. 4.109 can be found in (61).

In order to find the steady-state operating point \( \theta_\Delta \), this system can be simplified as Fig. 4.81, where \( I_C = I_{C1} + I_{C2} \). Then, (62) can be also used here to find \( \theta_\Delta \). The average value (0.716 Ω) is picked up as \( R_g \).

The signals’ relationships can then be illustrated by SFG, as shown in Fig. 4.110, and the parameters are shown in (78). The transfer function of PLL1 can be obtained easily by following MGF, as shown in (79).
Fig. 4.110: SFG representation of PLL loops in two-converter at the weak grid condition

\[
\begin{align*}
G_{21} &= \left(\frac{1}{s} + P\right) I_{c2} K_2 \frac{K_{p1} + K_{r1} \frac{1}{s}}{1 - I_{c1} P \left(K_{p1} + K_{r1} \frac{1}{s}\right)} \\
G_{12} &= \left(\frac{1}{s} + P\right) I_{c1} K_2 \frac{K_{p2} + K_{r2} \frac{1}{s}}{1 - I_{c2} P \left(K_{p2} + K_{r2} \frac{1}{s}\right)} \\
G_{g1} &= k_{sin} V_g K_1 \frac{K_{p1} + K_{r1} \frac{1}{s}}{1 - I_{c1} P \left(K_{p1} + K_{r1} \frac{1}{s}\right)} \frac{1}{s} \\
G_{g2} &= k_{sin} V_g K_1 \frac{K_{p2} + K_{r2} \frac{1}{s}}{1 - I_{c2} P \left(K_{p2} + K_{r2} \frac{1}{s}\right)} \frac{1}{s} \\
G_{i1} &= -\frac{G_{21}}{1 + sP} - G_{g1} \\
G_{i2} &= -\frac{G_{12}}{1 + sP} - G_{g2} \\
\tilde{\omega}_{c1} &= s\tilde{\theta}_{c1} = s \frac{G_{g1} \left(1 - G_{22}\right) + G_{g2} G_{21}}{1 - (G_{i2} G_{21} + G_{i1} + G_{22}) + G_{i1} G_{22}} = \frac{N(s)}{D(s)} \\
\tilde{\theta}_g &= \frac{s\tilde{\theta}_g}{\theta_g} = s \frac{G_{g1} \left(1 - G_{22}\right) + G_{g2} G_{21}}{1 - (G_{i2} G_{21} + G_{i1} + G_{22}) + G_{i1} G_{22}} = \frac{N(s)}{D(s)} \\
\end{align*}
\]

If plug the parameters from Table 4.12 into (79), the characteristics equation \(D(s)\) is found in (80).

\[
D(s) = \left(s^2 + 12.06s + 88.05\right)\left(s^2 - 0.898s + 158.1\right)
\]
An unstable double-pole can be found in (80), and the oscillation frequency can be calculated as 2.0 Hz. This result from the model matches with the time-domain simulation results.

Another simulation, as shown in Fig. 4.111, is conducted to verify the proposed model. The parameters are the same in Table 4.12 except that the PI in PLL2 are different: \( K_{p2} = K_{i2} = 0.5 \). As shown in Fig. 4.112, the transfer function \( \omega_{C1}/\theta_g \) is measured by the network analyzer tool and is compared with the result from the model. The predicted transfer function of the model matches very well with the measurement results.

It can be seen that using the proposed small-signal model can predict the stability of grid-synchronization at the weak grid condition.

The generalization of any number of converters at the islanded condition can be obtained by SFG and MGF. For example, Fig. 4.113 and Fig. 4.114 show a three-converter system and a four-converter system at the weak grid condition, respectively. The transfer functions in SFG can be also generalized in (81).
Fig. 4.113: SFG representation of PLL loops in a three-converter system at the weak grid condition

If ignoring the impedance between converters, the equation in (82) is valid.

\[
\begin{align*}
    G_{nm} &= \left(\frac{1}{s} + P_n\right) I_{Cn} K_{2m} \frac{K_{pm} + K_{im} \frac{1}{s}}{1 - I_{Cm} P_m \left(K_{pm} + K_{im} \frac{1}{s}\right)}, n \neq m \\
    G_{gm} &= k_{\sin_m}^2 V_g K_{1m}^2 \frac{1}{1 - I_{Cm} P_m \left(K_{pm} + K_{im} \frac{1}{s}\right)}
\end{align*}
\]

(81)

\[
G_{mm} = -\sum_{n=1}^{N} \frac{G_{nm}}{1 + s P_n} - G_{gm}
\]

\[
\begin{align*}
    P_1 = P_2 = \cdots P_m = P = K_2 \left(\omega_{op}\right) k_\varphi + \varphi_1 \left(\omega_{op}\right) k_z \\
    k_{\sin_1} = k_{\sin_2} = \cdots k_{\sin_m} = k_{\sin} = \cos(\theta_\Lambda) \\
    K_{11} = K_{12} = \cdots K_{1m} = K_1 = \left[\frac{Z_L}{Z_L + Z_g}\right] \\
    K_{21} = K_{22} = \cdots K_{2m} = K_2 = \left[\frac{Z_L Z_g}{Z_L + Z_g}\right]
\end{align*}
\]

(82)
Another two examples using different parameters are shown in Table 4.13 to explain how the grid synchronization behaviors can be predicted by the poles’ locus from the model. The corresponding PLL1 output simulation results are shown in Fig. 4.115 and Fig. 4.116. The denominator in case 1 shows a stable double-pole (3.44 rad/s), and the simulation result in Fig. 4.115 shows a stable oscillation at 3.43 rad/s, matched with the prediction. In case 2, the denominator shows an unstable double-pole (22.7 rad/s), and the simulation result in Fig. 4.116 also shows an unstable oscillation behavior at 22.74 rad/s. These two examples show that the proposed model can precisely predict the grid synchronization behaviors.

<table>
<thead>
<tr>
<th>Simulation condition</th>
<th>Calculated Characteristics equation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Case 1</td>
<td>$D(s) = (s + 68.29)(s + 2.094)s^2 + 0.7472s + 11.98$</td>
</tr>
<tr>
<td>Case 2</td>
<td>$D(s) = (s + 37.04)(s + 0.6781)s^2 - 0.08923s + 515.3$</td>
</tr>
</tbody>
</table>

According to the above discussions, several conclusions are drawn here.

1. Grid synchronization might be unstable in the multi-converter case at the weak grid or islanded condition if PLLs PI values are not designed well.
2. The worst case happens when some of the converters operate at the inverter mode and some the converters operate at the rectification mode.

3. Electronic loads, e.g. AFE, may have interactions with DGs.

4. High penetration level of DG, high engagement of electronic load, weak grid, and more reactive power consumption result in higher chance of instability of grid synchronization among converters.

5. All frequency related control, such as islanding detections, will be highly affected due to the cross-talk among converters in the multi-converter case.

If we explore the solutions to the issue in the example mentioned at the beginning of this section, one of the solutions is to upgrade the distribution system bus feeder and transformer. However, in the rural area, the cost will be very high, and this solution poses no need to install the local distributed generation. Another solution is to apply the droop control for any of the distributed generation units, which, however, makes the design complicated since all the inverters are coupled together in the whole electric grid. The third solution is to use the ECC to interface the local distribution system with the outside; thus the local system is fully decoupled from the grid and any droop control in the manufacture factory is applicable. This example shows why ECC is required in future power grid architecture.

**Fig. 4.117:** The future local distribution generation system with ECC

### 4.3.4. CONCLUSION
This section discussed the grid synchronization in the multi-converter case at islanded and weak grid conditions. The analysis shows that the PLL loops are fully coupled together among converters, which are determined by PLL PI values, system impedances, and stiffness of grid.

This coupling effect among converters is fully characterized by the proposed model, and this model can precisely predict the dynamic behaviors of any converter’s PLL. The model can also help investigate the stability of grid synchronization at a very sophisticated electric power system employed with multiple converters. The proposed model helps power electronics engineers and power system integration engineers design and optimize the grid synchronization performance of ac-dc bus-interface converters.
Chapter 5. Islanding Detection Algorithms in AC-DC Bus-Interface Converters

This chapter presents a discussion of islanding detection algorithms for three-phase (3Φ) ac-dc bus-interface converters in distributed generation systems. Building on the discussion of grid synchronization in Chapter 4, this chapter proposes several modified PLLs to effectively detect an islanding event at the worst local-load conditions, ideally achieving a zero non-detection-zone (NDZ). The discussion on islanding-detection is then extended to the multi-converter condition, and the corresponding solutions are given. The discussions in this chapter aim to assist engineers in understanding the principles of the popular “frequency-stability-based islanding detection” and provide a set of design procedures.

All the ideas and solutions presented here can be also applied to the single-phase ac-dc converters.

5.1. Introduction

IEEE 1547 [120] and its additions [124, 221] require that the distributed generation (DG) unit below 10 MW rating, such as a solar inverter, has to fulfill a set of interface codes, which consist of the detection of abnormal voltage and frequency conditions.

Table 5.1 and Table 5.2 outline the voltage and frequency thresholds and clearing times. These sets of interface codes are suitable for both grid-connected condition and islanded condition including both intentional and unintentional islanded conditions. For example, during the intentional islanded condition, a local area power system can keep operation supported by local DG units if both voltage and frequency stay in the normal range. As long as the voltage and frequency are beyond the limit, the DG units have to cease energizing the system within the clearing time in Table 5.1 and Table 5.2.
Besides the detection of abnormal conditions, the standards also require that the DG unit has to detect the “unintentional islanding condition” and de-energizes the area’s electric power system (EPS) within two seconds. As such, an islanding detection algorithm is needed in any DG unit.

When the unintentional islanded condition occurs, the system voltage and frequency normally shift out of the normal range, and an over and under voltage (OUV) and frequency (OUF) protection based on Table 5.1 and Table 5.2 can be directly used to detect islanding event. However, the detection time sometimes might be longer than two seconds if the voltage or frequency shifts slowly. Therefore, a specific islanding detection algorithm has to be implemented to ensure the fulfillment of islanding detection requirement.

In addition to detecting faults on the grid, islanding detection algorithms play another key role in future ac micro-grid and nano-grid systems: through the detection of an islanding event, these methods allow the control system to decide on an appropriate operational mode.

Therefore, there have been many publications that explore an islanding detection algorithm. In general, islanding detection can be performed using either passive or active methods. As mentioned in Chapter I, passive methods are simple but susceptible to NDZs and incompatible to other grid standards, such as low-voltage (LV) and zero-voltage ride-through (RT) requirements.
Active methods involve continuous perturbations and/or distortion of the converter’s output, such as current perturbation. The performance of this type of islanding detection method varies with the operating condition; thus normally large perturbations are performed, which can lead to problems with power quality as well as instability issues. The output-frequency-based islanding detection methods, belonging to the active methods, are gaining recent popularity as the method itself doesn’t violate the LVRT requirement and doesn’t require the perturbation of an injection current. Many publications [114, 122, 136, 211, 215-217] mention the generation of a “frequency positive feedback,” which drives the converter system output frequency away from the steady-state and can detect an islanding event. However, the positive-feedback mechanism is not presented in detail, and thus the question of “how it determines the output frequency behaviors” has not been answered. Furthermore, these publications lack a detailed design procedure and over-design or simple trial-and-error methods are applied. The impact of these methods on the power converter operation and system stability are still unknown, as is the performance under more sophisticated conditions, e.g., in a multi-converter system.

The islanding-detection test procedure is described in [221], in which the local load is the //RLC load with 60 Hz resonant frequency.

This chapter is dedicated to comprehensively analyzing and summarizing frequency-based islanding detection using a typical PLL system. The design of PLL PI values in all the proposed methods in this chapter are based on the typical PLL. All the proposed methods will be compared to the typical PLL to determine any differences. The typical PLL closed-loop response is shown in (1), in which $k_{PD}$ is the phase-detector gain.

$$F_{close}(s) = \frac{\omega_n^2 \left(1 + \frac{s}{\omega_{zero}}\right)}{s^2 + 2\zeta \omega_n s + \omega_n^2},$$

$$\omega_{zero} = \frac{K_i}{K_p}, \omega_n = \sqrt{k_{pd} K_i}, \zeta = \frac{K_p}{2 \sqrt{k_{pd} K_i}}.$$

For simplicity, the natural frequency $\omega_n$ can be regarded as an indicator of the PLL bandwidth. As such, the PLL PI value shown in (2) can be based on the natural frequency $\omega_n$ and the damping factor $\zeta$. 

-198-
\[
\begin{align*}
K_i &= \frac{\omega_n^2}{k_{PD}} \\
K_p &= \frac{2\xi\omega_n}{k_{PD}} \\
\end{align*}
\] 

(2)

5.2. ISLANDING DETECTION BASED ON LARGE-SIGNAL STABILITY

5.2.1. FIRST PLL-BASED ISLANDING DETECTION METHOD

Using the understanding of the PLL frequency behavior at the islanded conditions presented in Chapter 4, we know that most islanding events can be effectively detected by directly monitoring the PLL output. Only the worst local-load case of an \(//RLC\) load with a 60 Hz resonant frequency cannot be detected, which is the only NDZ point for the PLL. Therefore, in order to detect islanding for all local-load conditions, modifying the PLL is a requirement.

As discussed above, the transfer function of the PLL under the \(//RLC\) islanded condition is shown in (3).

\[
\frac{\tilde{\omega}_{out}}{\tilde{\theta}_{pert}} = \frac{I_c R_L}{1-I_c R_L K_p k_p} \left( \frac{sK_p + K_i}{s - \frac{I_c R_L K_i k_p}{1 - I_c R_L K_p k_p}} \right) 
\]

(3)

It can be inferred from this equation that the PLL keeps tracking to and staying at the equilibrium point. If the equilibrium point changes, the PLL output will automatically react to this change. The principle behind this is discussed below.

The proposed islanding detection is shown in Fig. 5.1.
An additional large-signal feedback loop is introduced multiplied by a gain $k_{fb}$, which is a 0.5 Hz or 1 Hz small triangular signal between 0 and $k_{max}$. This additional feedback loop constantly shifts the equilibrium point, that is, the equivalent resonant frequency. Thus, there will be no stable equilibrium point, and the PLL output frequency will change constantly all the time at the islanded condition.

Fig. 5.2 shows the model of the proposed PLL; Fig. 5.3 shows the corresponding PLL model under the islanded condition.
The output frequency will follow the input injection signal $k_{fb}$, and is shown below in Fig. 5.4. Eventually, the average value $\omega_{av}$ of the PLL output will stay lower than 60 Hz and its value can be determined by (4).

$$\varphi_2(\omega_{av}) = \frac{1}{2}(k_{\text{max}} + k_{\text{min}}) = \frac{1}{2}k_{\text{max}}$$  \hspace{1cm} (4)

It is also seen that there is a frequency jump $\Delta\omega$ when the islanding event occurs. This frequency jump is due to the mode step from the grid-tied mode to the islanded mode, and the value can be estimated as in (5).

$$\Delta\omega = K_p k_{in} I_C R_z$$  \hspace{1cm} (5)

According to Fig. 5.4, the PLL output $\omega_C$ can be directly monitored to detect the islanding condition, and a low-pass-filter (LPF) is used to eliminate the high-frequency ringing. The detection algorithm is developed using the following method.
1. When $k_{fb}$ reaches $k_{max}$, $\omega_C$ is compared with threshold frequency $\omega_{th}$. If $\omega_C$ is lower than $\omega_{th}$, the anti-islanding protection signal is set.

2. When $k_{fb}$ reaches $k_{max}$, compare $\omega_C$ with the value when $k_{fb}$ reaches 0. If the difference is bigger than the threshold, the anti-islanding protection signal is set.

Either of these two conditions will trip the protection signal. The only design parameter is $k_{fb}$. Since $k_{fb}$ is a very low-frequency signal, much lower than the PLL bandwidth, the output of the PLL can be assumed to be at the steady-state all the time. Thus when $k_{fb}$ reaches $k_{max}$, $\omega_c$ reaches $\omega_{th}$, as shown in (6).

$$\varphi_2(\omega_r) - k_{max} \omega_r = 0$$

$$\Rightarrow k_{max} = \left( \frac{Q}{\omega_r} \right) \frac{\omega_r^2 - \omega_{th}^2}{\omega_r \omega_{th}}$$  \hspace{1cm} (6)

A simulation evaluation is conducted using the $//RLC$ load described in Table 5.3. The frequency of $k_{fb}$ is set as 1 Hz, and $k_{max}$ can be calculated as 0.000421. Thus, the maximum injection angle ($k_{fb} \times \omega_C$) is less than 0.11 rad. As shown in Fig. 5.5, the output of the PLL will follow the signal $k_{fb}$, and the islanding event can be easily detected.

<p>| Table 5.3: Simulation parameters for islanding detection |
|----------|----------|--------|-----|-----------------|-----------------|</p>
<table>
<thead>
<tr>
<th>$f_o$</th>
<th>$f_s$</th>
<th>$I_C$</th>
<th>$V_g$</th>
<th>$//R_LL_LC_L$</th>
<th>$K_p, K_i$</th>
</tr>
</thead>
<tbody>
<tr>
<td>60 Hz</td>
<td>20 kHz</td>
<td>8 A</td>
<td>80 V</td>
<td>10 $\Omega$ // 17.4 mH // 600 $\mu$F</td>
<td>3, 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(0.1 $\Omega$ resistor is in series with $L_L$ for damping)</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 5.5: Simulation results of the first proposed PLL output when islanding occurs: signal $k_{fb} \times \omega_C$ (orange) [0.1 rad/DIV], $\omega_C/2\pi$ (magenta) [2 Hz/DIV]
The islanding detection algorithm has to be tested at low-voltage conditions to determine whether it violates the requirement. During the low-voltage conditions, the anti-islanding protection should not be tripped. The low-voltage ride-through (LVRT) test circuit is defined in standard, as shown in Fig. 5.6. A small shunt-impedance \( Z_2 \) is connected to generate a low voltage condition.

![Fig. 5.6: Low-voltage ride-through (LVRT) test principle](image)

The corresponding one-line circuit is shown in Fig. 5.7.

![Fig. 5.7: One-line circuit to generate a low voltage](image)

Based on the circuit, the parameters in the generic PLL model in Fig. 4.39 are shown in (7) and (8).

\[
\begin{aligned}
K_1 &= \left| \frac{Z_s / Z_L}{Z_s / Z_L + Z_g} \right| \\
K_2 &= \left| \frac{(Z_s / Z_L)Z_g}{Z_s / Z_L + Z_g} \right|
\end{aligned}
\]  

(7)
\[
\begin{align*}
\varphi_1 &= \text{phase} \left( \frac{Z_s / Z_L}{Z_s / Z_L + Z_g} \right) \\
\varphi_2 &= \text{phase} \left( \frac{(Z_s / Z_L)Z_g}{Z_s / Z_L + Z_g} \right) 
\end{align*}
\] (8)

These equations show that the ratio of \( K_1/K_2 \) doesn’t change when a low-voltage condition occurs, but instead changes when the phase-shift term \( \varphi_2 \). The PLL will be stable under low-voltage conditions unless it is connected to an extreme grid.

A simulation is conducted using the converter system in Table 5.3 to verify the PLL behavior under low-voltage conditions. Values for \( R_g \) and \( R_s \) are chosen to be 5.6 Ω (0.56 p.u.) and 5.6 Ω (0.056 p.u.) \( R_g \) is a relatively large value, representing a very weak grid condition. Fig. 5.8 shows that the PLL is stable during the low-voltage period from 1 to 1.3 sec.

Fig. 5.8: PLL output under low-voltage conditions

The change in the grid synchronization performance due to the additional feedback loop can be investigated by exploring the model at the stiff-grid-tied mode, as shown in Fig. 5.9.
Fig. 5.9: The first proposed PLL model under the stiff-grid-connected condition

The consequent closed-loop transfer function can be derived as in (9) where $\omega_{nM}$ and $\zeta_M$ are the corresponding natural frequency and damping factor of the modified PLL, respectively.

$$F_{close}(s) = \frac{\omega_{nM}^2 \left(1 + \frac{s}{\omega_{zero}}\right)}{s^2 + 2\xi \omega_{nM}s + \omega_{nM}^2}, \omega_{zero} = \frac{K_i}{K_p},$$

(9)

$$\omega_{nM} = \frac{\sqrt{V_{grid}K_i}}{\sqrt{1 + k_{fb}V_{grid}K_p}}, \xi = \frac{K_p + k_{fb}K_i}{2\sqrt{1 + k_{fb}V_{grid}K_p}} \sqrt{V_{grid}} \frac{K_i}{K_p}$$

Both $\omega_{nM}$ and $\zeta_M$ of the proposed PLL change accordingly. If the PI values in (9) are designed by choosing $\omega_n=2\pi f$ rad/s and $\zeta = 1$ based on (2), $\omega_{nM}/\omega_n$ and $\zeta_M/\zeta$ can be compared using the curves shown in Fig. 5.10 and Fig. 5.11, respectively.

![Normalized natural frequency $\omega_{nM}/\omega_n$ of the proposed PLL](image1)

![Normalized damping factor $\zeta_M/\zeta$ of the proposed PLL](image2)

It is easy to see that the change of the PLL performance is very limited in terms of both the damping factor and the natural frequency. The bandwidth of the proposed PLL...
will be slightly lower than the typical PLL. Even when $k_{fb}$ equals 0.01 (normally $k_{fb}$ is smaller than 0.001), the decrement of the bandwidth is less than 30%. Fig. 5.12 shows the 2 Hz step responses of the typical PLL and the proposed PLL when $k_{fb}$ is set as 0.01 and 1% 600 Hz grid voltage harmonics are present. The result shows the proposed PLL has a slower dynamic response than the typical PLL.

Thus, the grid synchronization performance of the proposed PLL can be treated the same as the original PLL.

![Fig. 5.12: 2 Hz step response of the first proposed PLL (grey) [0.5 Hz/DIV] and the typical PLL (red) [0.5 Hz/DIV]](image)

### 5.2.2. Second PLL-based Islanding Detection Method

The second PLL-based islanding detection algorithm is shown in Fig. 5.13, and is based on the same principle as the first detection algorithm. The difference is that a delay block is introduced in this PLL, and the delay time $\Delta$ is constantly shifted in a triangular shape.

![Fig. 5.13: The second proposed PLL for islanding detection](image)
The corresponding PLL sub-models at the stiff-grid-tied and the islanded conditions are shown in Fig. 5.14 and Fig. 5.15, respectively.

The figures show that the second proposed islanding detection algorithm behaves similarly to the first algorithm at the islanded condition. However, it doesn’t introduce any additional feedback at the stiff grid-tied mode.

Using the parameters in Table 5.3, Fig. 5.16 shows the MATLAB simulation shows the output frequency behavior when using the variable time delay block in MATLAB. The maximum delay is set as 0.0005 sec.
The down-side of islanding detections based on the large-signal stability of PLL is that a small frequency perturbation degrades the performance of the output power factor regulation at the grid-tied mode. As shown in Fig. 5.17, the PLL output performs a small step in the previous simulation (Table 5.3). However, it should be noted that this simulation is obtained under a local-load with a high \( Q \), and the threshold frequency is set as 58 Hz, which exaggerates the design and the results. In practice, this step error will be diluted due to the unbalanced system voltage condition. In addition, the threshold can be set to only 59.5 Hz, leading to a very small perturbation in the practical design.

Fig. 5.17: Proposed PLL steady-state output under the grid-tied mode

Compared to other perturbation methods, using this method the perturbation in the proposed solutions is small enough to only destabilize the PLL. However, as with other perturbation methods, the proposed solutions still have a fundamental problem when used under the multi-converter condition as the perturbation signals talk to each other, which changes the performance dramatically.

5.2.3. EXPERIMENTAL EVALUATION

The islanding detection test is conducted in a lab prototype as shown in Fig. 4.69. An ac power supply is used as the grid. The test conditions are shown in Table 5.3. In order to obtain the NDZ, the frequency of the ac power supply is set slightly lower than 60 Hz.

As shown in Fig. 5.18, using the typical PLL, the frequency stays at 60 Hz and the voltage doesn’t change due to the matched load condition. The converter system cannot
determine whether it operates at the islanded condition. Fig. 5.19 shows the first proposed PLL output performance when an islanding event occurs. It clearly shows a triangular waveform due to the additional feedback. The converter system can easily detect the islanding event by exploring such output waveforms.

**Fig. 5.18**: The typical PLL output under //RLC load with 60 Hz resonant frequency when islanding occurs: \(\omega_C/2\pi\) (purple) [5Hz/DIV], \(v_{Ca}\) (orange) [100V/DIV]

**Fig. 5.19**: The first proposed PLL output under //RLC load with 60 Hz resonant frequency when islanding occurs: \(\omega_C/2\pi\) (purple) [5Hz/DIV], \(v_{Ca}\) (orange) [100V/DIV]

**5.2.4. CONCLUSION**
Frequency-based islanding detection algorithms are investigated using the large-signal stability of the PLL system. By introducing a small perturbation, the PLL equilibrium point can be moved constantly, leading to unstable PLL output at the islanded condition. Only one parameter needs to be designed, and its impact on the grid synchronization performance under normal operation is very small. The detailed design presented in this chapter can help the designer achieve the desired performance while avoiding over-design.

5.3. ISLANDING DETECTION BASED ON SMALL-SIGNAL STABILITY

5.3.1. THIRD PLL-BASED ISLANDING-DETECTION METHOD

The previous PLL-based anti-islanding algorithms own a common drawback that a perturbation, though very small, is still required. Thus, during the grid-tied mode, the power quality of the converter output current still suffers from this small perturbation. Hence, the third proposed frequency-stability-based islanding detection method aims to eliminate any of the perturbation signals into the control system.

The idea of the third method comes from the small-signal PLL model, as shown in Fig. 4.83. The PLL cannot detect the //RLC load with 60 Hz resonant frequency because the equilibrium point of the PLL is a stable one.

Therefore, in order to detect the islanding condition under the //RLC load, the PLL has to be unstable at the equilibrium point. Besides moving the equilibrium point as proposed in the previous section, the equilibrium point itself can be modified to be unstable. If this is done, the PLL will always drift away at the islanded condition. Based on this idea, the PLL can be modified as shown in Fig. 5.20, which shows that an additional small-signal feedback term is introduced multiplied by a constant gain $N$. 
Fig. 5.20: The third proposed PLL for islanding detection

Fig. 5.21 shows the equivalent small-signal PLL model around the equilibrium point under islanded conditions.

Fig. 5.21 shows that the additional small-signal term \( N \) appears in the small-signal feedback loop, and the closed-loop pole is derived in (10).

\[
\omega_{\text{pole}} = \frac{(k_\phi + N)l_c R_L K_i}{1 - (k_\phi + N)l_c R_L K_p}
\]  

(10)

The \( N \) can be designed as shown in (11).

\[
k_\phi + N > 0 \Rightarrow k_\phi > \frac{2Q}{\omega_r}
\]  

(11)

Practically, \( k_\phi + N \) is designed to be a small number, and the PLL proportional gain \( K_p \) is not very big. Thus, the condition in (12) is valid.

\[
K_p < \frac{1}{k_\phi + N}
\]  

(12)

As such, the closed-loop pole will be moved to the right half-plane (RHP) in the \( s \) domain thanks to the additional feedback, and the PLL is unstable at the equilibrium
point. Since this is a first-order system, the output of the unstable PLL will follow an exponential curve (monotonic instability), as shown in Fig. 5.22 and Fig. 5.23.

The frequency either drifts upwards or downwards depending on the initial condition $\Delta \omega_C$ as in (13).

$$\Delta \omega_C = \omega_r - \omega_o$$  \hspace{1cm} (13)

Besides the initial condition, the RPH pole location is also significant when determining the frequency drift speed. When considering the worst case, in which the converter terminal voltage doesn’t change under the islanding event, the pole location can be further simplified as in (14), which indicates that the PLL dynamic performance solely determines the drift speed. From this angle, a higher PLL bandwidth is desired.

$$\omega_{pole} = \frac{(k_p + N) I_c R L K_i}{1 - \left(k_p + N\right) I_c R L K_p} = \frac{(k_p + N) V_g K_i}{1 - \left(k_p + N\right) V_g K_p}$$  \hspace{1cm} (14)

The islanding detection algorithm in the Det. block is simple. A simple over/under frequency criteria can be used here. If the filtered PLL output frequency is outside of the threshold value, an anti-islanding protection signal is set.

The model of the proposed PLL is shown in Fig. 5.24 under the stiff-grid-tied mode to evaluate the PLL performance at the normal operation.
The closed-loop transfer function can be derived using (15).

\[
F_{\text{close}}(s) = \frac{\omega_{nM}^2 \left(1 + \frac{s}{\omega_{\text{zero}}(s^2 + 2\xi\omega_{nM}s + \omega_{nM}^2)}\right)}{\omega_{\text{zero}}(s^2 + 2\xi\omega_{nM}s + \omega_{nM}^2)} = \frac{K_i}{K_p}, \quad \omega_{nM} = \frac{V_{\text{grid}}K_i}{\sqrt{1 - NV_{\text{grid}}^2}} \quad \xi = \frac{K_p - NK_i}{2\sqrt{1 - NV_{\text{grid}}^2}} \quad \frac{\sqrt{V_{\text{grid}}}}{K_i}
\]

Both the natural frequency \(\omega_{nM}\) and the damping factor \(\xi\) of the proposed PLL change accordingly.

If the PI values in (15) are designed by choosing \(\omega_n = 2\pi 66 \text{ rad/s}\) and \(\xi = 1\) based on (2), the normalized natural frequency \(\omega_{nM}/\omega_n\) of the proposed PLL in terms of \(N\) is shown in Fig. 5.25. We can see that the proposed PLL has a faster response given a bigger \(N\). When \(N\) approaches \(1/K_p\), the natural frequency will increase dramatically to infinity, exhibiting an unstable behavior.

Fig. 5.26 shows the closed-loop pole location of the proposed PLL at the stiff-grid-tied mode in terms of \(N\). When \(N\) equals zero, two poles are overlapped together on the real axis because \(\xi = 1\). When \(N\) increases, the two poles are split and moved apart. One of the poles will approach the zero axis, and eventually stay on the origin when \(N\) equals \(1/K_p\).
This proposed PLL essentially has a limit on the design of $N$, as shown in (16), due to the stability problems of the grid-tied mode.

$$N < \frac{1}{K_p}$$  \hspace{1cm} (16)

As shown in Fig. 5.25, under a high $Q$ condition, the design region will be smaller. Thus this PLL may not work at the high $Q$ load conditions, unless a low-bandwidth PLL (smaller $K_p$) is implemented. This limit is shown in (17).

$$\frac{2Q}{\omega_r} < N < \frac{1}{K_p}$$

$$\Rightarrow Q < \frac{\omega_r}{2K_p}$$  \hspace{1cm} (17)

Fig. 5.27 shows the PLL output steady-state performance at the stiff-grid-tied mode by using different values for $N$. The figure illustrates the PLL’s unstable oscillation when
$N$ is designed beyond the limit in (16). Fig. 5.28 reveals that the proposed PLL is faster than the typical PLL, and the high-frequency noise attenuation of the proposed PLL is in turn smaller.

A switching model simulation is conducted to verify the effectiveness of the third proposed islanding detection algorithm. The simulation parameters are shown in Table 5.4.

<table>
<thead>
<tr>
<th>Table 5.4: Parameters in simulation</th>
</tr>
</thead>
<tbody>
<tr>
<td>$K_p$, $K_i$</td>
</tr>
<tr>
<td>$R_L$</td>
</tr>
<tr>
<td>$L_L$</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>$C_L$</td>
</tr>
<tr>
<td>$\omega_r$</td>
</tr>
<tr>
<td>$V_g$</td>
</tr>
<tr>
<td>$I_C$</td>
</tr>
<tr>
<td>$f_o$</td>
</tr>
<tr>
<td>$f_s$</td>
</tr>
</tbody>
</table>

The islanding condition occurs at 0.3 sec. Without any modification, the typical PLL output result is shown in Fig. 5.29. It is seen that PLL output is stable around the line frequency.
Fig. 5.29: Typical PLL output when islanding condition occurs with $R_LL_LL_C$ load. One phase voltage and current, $v_{ga}$ (orange) [100V/DIV], $i_{Ca}$ (blue) [50A/DIV], PLL output $\omega_C/2\pi$ (green) [1Hz/DIV]

According to the load parameters shown in Table 5.4, the value of $k_\phi$ can be calculated as -0.001. Thus, in the proposed PLL, $N$ is chosen to be 0.002 accordingly to generate a small-signal positive feedback. Under the same load conditions, the results for the third PLL are shown in Fig. 5.30.

Fig. 5.30: Third proposed PLL output when islanding condition occurs with $R_LL_LL_C$ load. One phase voltage and current, $v_{ga}$ (orange) [50V/DIV], $i_{Ca}$ (blue) [50A/DIV], PLL output $\omega_C/2\pi$ (green) [1Hz/DIV]

It is seen that the PLL output frequency drifts away from the line-frequency when the islanding condition occurs, which means that the frequency can be directly used to detect the islanding condition.
Another set of simulations are conducted at the purely resistant conditions. Fig. 5.31 and Fig. 5.32 show the results of the typical PLL output and the proposed PLL output, respectively. These figures show that the small-signal positive feedback loop can drive the frequency immediately away from the steady-state point. Since $k_\phi$ equals zero, the positive feedback loop is stronger than that in the $//RLC$ case; thus the PLL output can drift away even faster, and the islanding condition can be detected very early.

Fig. 5.31: Typical PLL output when islanding condition occurs with $R_L$ load. One phase voltage and current, $v_{ga}$ (orange) [50V/DIV], $i_Ca$ (blue) [50A/DIV], PLL output $\omega_C/2\pi$ (green) [1Hz/DIV]

Fig. 5.32: Proposed third PLL output when islanding condition occurs with $R_L$ load. One phase voltage and current, $v_{ga}$ (orange) [50V/DIV], $i_Ca$ (blue) [50A/DIV], PLL output $\omega_C/2\pi$ (green) [1Hz/DIV]
5.3.2. **FOURTH AND FIFTH PLL-BASED ISLANDING-DETECTION METHODS**

According to the analysis above, the third PLL may have instability problems under the stiff-grid-tied mode, resulting in the design limit on the \( N \) value. Thus, the drift speed cannot be pushed too high. To tackle this shortcoming, the fourth PLL system, as shown in Fig. 5.33, is proposed.

\[
\begin{align*}
\frac{\text{abc}}{\text{dq}} & \\
v_d & \quad v_q \\
v_{Ca} & \quad v_{Cb} & \quad v_{Cc}
\end{align*}
\]

\[K_p + \frac{K_i}{s} \quad \frac{1}{s} \quad \frac{2\pi 60}{\omega_c} \quad N \quad \theta_c \quad \text{LPF} \quad \text{Det.} \quad \text{trip}
\]

**Fig. 5.33:** The fourth proposed PLL system for islanding detection

Instead of introducing a small-signal feedback loop, this PLL uses an additional small-signal feedforward loop. This previously mentioned small-signal effect is still effective due to the voltage response caused by the injection current. As such, the equivalent small-signal model in Fig. 5.21 can also be used to represent this PLL behavior at the islanded condition. Therefore, the design criteria of \( N \) in (10) is still valid here, but (13) is not necessary.

In terms of the stiff-grid-tied condition, the small-signal effects from the injection current are decoupled by the grid voltage because there is zero grid impedance. However, at the weak grid, this additional feedforward loop still affects the system operation.

Fig. 5.34 shows the performances of the fourth proposed PLL and the typical PLL at the stiff-grid-tied condition. No obvious discrepancy is found between them.
The drift in output of both the third PLL and the fourth PLL in terms of direction and speed at the islanded condition cannot be predicted because the drift is strongly related to the value $\Delta \omega$ at the initial condition. In an ideal case, the frequency drift speed might be extremely slow when the initial value is almost zero.

In order to generate an initial value $\Delta \omega$, a very small perturbation can be used to generate $\Delta \omega$ which is big enough to quickly drive the output frequency away. Therefore, the two types of techniques discussed above can be combined together, and the corresponding mixed-type PLL is proposed in Fig. 5.35.

One of the benefits of the mixed-type PLL is that the large-signal feedback term $k_{fb}$ can be much smaller to only generate an initial condition value whose impact on output
current power factor is negligible. The second benefit is that the drift speed is always fast enough to achieve anti-islanding protection even under the ideal case.

A simulation using the parameters in Table 5.3 is conducted to compare the fourth PLL and the mixed-type PLL. Both PLLs use $N = 0.013$, and the $k_{\text{max}}$ of $k_{fb}$ in the mixed-type PLL is set as 0.0001. The result shows that the mixed-type PLL presents a faster frequency drift behavior.

![Graph showing frequency over time](image)

Fig. 5.36: Comparison of the fourth PLL $\omega_C/2\pi$ (blue) [1 Hz/DIV] and the mixed-type PLL $\omega_C/2\pi$ (red) [1 Hz/DIV]

The five different implementations of frequency-stability-based PLLs are compared in Table 5.5. The comparisons are based on the aspects of the need for perturbation, the impact on grid-synchronization operation, the detection speed, stability concerns at the grid-tied condition, the compatibility with other grid codes, and operation performance when used with multiple converters.

<table>
<thead>
<tr>
<th>Table 5.5: Comparison of different islanding-detection methods</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Other methods</strong></td>
</tr>
<tr>
<td>Perturbation</td>
</tr>
<tr>
<td>Impact on PLL operation</td>
</tr>
<tr>
<td>Detection speed</td>
</tr>
<tr>
<td>Stability</td>
</tr>
<tr>
<td>LVRT compatibility</td>
</tr>
<tr>
<td>Multi-DG</td>
</tr>
</tbody>
</table>
5.3.3. Experimental Evaluation

The small-signal-stability-based islanding-detection methods are tested using the system parameters shown in Table 5.6. According to the load parameters, the small-signal phase-shift term $k_\phi$ can be calculated as -0.008, and the value for $N$ is chosen as 0.009 for the test to move the closed-loop pole from the left-half-plane to the right-half-plane. The PI values are $K_p=1$ and $K_i=2$.

Table 5.6: Parameters for islanding-detection test

<table>
<thead>
<tr>
<th>Ac voltage $V_a$</th>
<th>//R1LcCf load</th>
<th>Switching frequency $f_s$</th>
<th>3Φ boost inductor</th>
<th>$k_\phi$</th>
<th>$N$</th>
</tr>
</thead>
<tbody>
<tr>
<td>80 V</td>
<td>10Ω+400μF+17.4mH</td>
<td>20 kHz</td>
<td>1.2 mH</td>
<td>-0.008</td>
<td>0.009</td>
</tr>
</tbody>
</table>

Fig. 5.37 shows the typical PLL output when the islanding condition occurs, and it shows that the PLL stays at its equilibrium point. Neither the voltage nor the current change due to the matched load condition, and the system cannot determine the operation condition.

Fig. 5.38 shows the proposed PLL, which introduces an additional small-signal feedback loop. It can be seen that the PLL output starts to drift and follow an exponential curve when the islanding condition occurs. In this test, the PLL drifts upwards, and over/under frequency protection can be triggered to detect the islanding condition.
Fig. 5.37: The typical PLL output when the islanding event occurs: $v_{Ca}$ (purple) [100 V/DIV], $i_{Ca}$ (blue) [20 A/DIV], $\omega_C$ (green) [6 Hz/DIV]

Fig. 5.38: Modified PLL output when the islanding event occurs: $v_{Ca}$ (purple) [100 V/DIV], $i_{Ca}$ (blue) [20 A/DIV], $\omega_C$ (green) [6 Hz/DIV]

5.3.4. CONCLUSION
This section presents an islanding-detection algorithm based on the PLL small-signal stability. The small-signal model is used to design an additional feedback or a feedforward loop to move the closed-loop pole from the left-half-plane to the right-half-plane. The design procedure, the PLL performance, and the stability under the grid-connected condition are also discussed. The advantage of these PLL small-signal stability-based solutions over others is the zero perturbation injection, while the uncontrollable detection time presents to be the downside.

5.4. EVALUATION FOR MULTI-CONVERTER CONDITIONS

5.4.1. INTRODUCTION

In many applications, such as an EV charging station or an the ac micro-grid, islanding detection at a multi-converter condition is desired to help with the system-level design. One of the common features of such applications is that lots of ac-dc bus-interface converters and electronic loads are connected geographically close to each other. Thus, the control system of each converter will be coupled together.

One of the interactions would be the PLL loops, and thus the islanding detection will be affected. The first question of islanding-detection at a multi-converter condition is: if the islanding detection function of each inverter complies with the IEEE 1547 standard, does it necessarily mean the islanding detection still works if many of the inverters are tied together?

5.4.2. ISLANDING DETECTION PERFORMANCE EVALUATION

This question can be answered by using the model proposed in the Chapter 4. Two bi-directional inverters in parallel are used as an example as illustrated in Fig. 5.39. Both converters are implemented with the same islanding-detection algorithm. The fourth proposed PLL is chosen and \( N \) is designed such that \( N + k_\phi = 0.002 \).
Fig. 5.39: Two bus-interface converters implemented with anti-islanding protection are tied to ac grid

Assuming the parameters in Table 5.7 are used in the system, converter 1 (“fast converter”) has a faster grid-synchronization speed than that of the converter 2 (“slow converter”).

![Diagram of two bus-interface converters](image)

Table 5.7: Simulation parameters for two-converter condition

<table>
<thead>
<tr>
<th>$V_g$</th>
<th>$I_{C1}!!+!!I_{C2}$</th>
<th>$K_{p1}$, $K_{i1}$</th>
<th>$K_{p2}$, $K_{i2}$</th>
<th>//$RLC$</th>
<th>$N+k_p$</th>
</tr>
</thead>
<tbody>
<tr>
<td>100 V</td>
<td>50 A</td>
<td>1, 2</td>
<td>0.5, 1</td>
<td>2 $\Omega$ // 440 $\mu$F // 16 mH</td>
<td>0.002</td>
</tr>
</tbody>
</table>

As discussed previously, the frequency drift speed can be estimated by the RHP pole locations. If each converter is tested separately, the RHP pole is calculated as in Table 5.8.

Table 5.8: RHP pole locations for two converters

<table>
<thead>
<tr>
<th>$\omega_{pole_No1}$</th>
<th>$0.5 \text{ rad/s @ } I_{C1} = 50 \text{ A}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\omega_{pole_No2}$</td>
<td>$0.222 \text{ rad/s @ } I_{C2} = 50 \text{ A}$</td>
</tr>
</tbody>
</table>

Chapter 4 shows that three poles determine the converter PLL output frequency dynamics at a two-converter condition. Due to the modification of the PLL, one or more poles will be located in the RHP. Fig. 5.40 shows the result of the fastest RPH pole among three poles under the different combinations of $I_{C1}$ and $I_{C2}$. 
If both converters inject power to the system, the RHP pole location will be confined between the poles in Table 5.8. It implies that the frequency drift speed is always faster than that of the single converter 2. Thus, the converter 2 can detect the islanding condition within the required clearing time at the two-converter condition.

However, if converter 1 takes the power instead of pumping the power, the RHP pole will be slower. This simply means that the PLL drift rate is slower and the detection time is longer. Therefore, there could be a case when both islanding detections in two converters cannot trigger the protection signal within 2 s at the multi-converter condition.

Contrarily, if converter 2 takes power and converter 1 injects more power, the RHP pole would be even faster, leading to fast islanding detection.

This behavior can be vividly explained by the simulation result in Fig. 5.41. The single-inverter PLL drift speed is much faster than the two-converter condition when the “slow converter” injects the power and the “fast converter” takes the power. This could be a potential problem at a multi-converter condition.
Fig. 5.41: Comparison of No. 1 PLL output for islanding detection between single converter $\omega_C$ (blue) [0.1 Hz/DIV] and two converters conditions $\omega_C$ (green) [0.1 Hz/DIV]

One of the ways, as suggested by author, to reduce this impact is to lower the PLL PI parameters or bandwidth, e.g., by half, if any of the converters operate at the rectification mode. The PLL bandwidths in any active front-end rectifier loads have to be lower than source converters’.

Using the conditions in Table 5.7, Fig. 5.42 shows the result when reducing the PI value by half if converter 1 or 2 operates in rectification mode. In this specific case, the RHP pole is guaranteed to be equal to at least 0.222 rad/s. As such, converter 2 is always able to detect the islanding event.
### 5.4.3. Conclusion

This section presents an evaluation of the island-detection performance under multiple-converter conditions. The analysis shows that the islanding detection doesn’t necessarily fulfill the requirement at the multiple-converter case even if the converters are verified individually. The worst case happens when the “fast converters” take the power or the active front-end rectifier loads in system have a faster synchronization speed than that of the source converters.

![Fig. 5.42: The fastest RPH pole of PLLs at two converter condition](image-url)
Chapter 6. CONCLUSIONS AND FUTURE WORK

This dissertation deals with the ac-dc bi-directional power converters for distributed generation systems and renewable energy systems.

The detailed analyses are presented from Chapter 2 to Chapter 5. This chapter will summarize the work and give the future work.

6.1. SUMMARY

The dissertation first presented the design of an ac-dc bus-interface bi-directional converter system in a residential/commercial dc electronics distribution system. Related issues are addressed; corresponding standards are briefed; the power-stage design considerations are discussed and a digital control system design is given finally.

The dissertation then focuses on the grid synchronization in ac-dc bus-interface converter system. The unstable behaviors of the grid synchronization at the weak grid, islanded condition, and multi-converter condition are found and also explained.

Specifically speaking, the summary and the contributions of the dissertation are listed as follows.

1. The dissertation clearly discusses the impact of the unbalanced ripple power on the dc distributed system operation. The ripple power issue is more severe in the single-phase ac system. The dissertation then proposed a simple two-stage topology as the ac-dc bus-interface bi-directional power converter to effectively decouple the dynamics interactions between the interfaced systems, thereby eliminating the ripple power impact. The dissertation then proposed a design solution to significantly reduce the bulky dc-link capacitor, which improves the power density.

2. Using the single-phase ac-dc bus-interface converter as an example, a bi-directional control system modeling and design procedure are given in the dissertation. The droop control function and over-current protections are imbedded into the control systems as well. Several helpful high-performance control techniques are proposed to
improve the control dynamic response, reduce ac current THD level, and suppress the dc-side ripple level. The detailed control design procedure and considerations will help engineers to design their control system in the similar applications. The design demonstrates that the advanced digital control as well as the power-semiconductors-based converter helps benefit the whole system design, such as providing the fast current-interrupt protection, metering, and communications.

3. A passive plus active power filter solutions are proposed to reduce the leakage current level in the ac-dc bus-interface converters by more than 90%. Combined with the active filter, the proposed solution achieves a overall filter volume minimization. The design trade-off of the proposed filter solution and the physical filter design are given in detail. The proposed solution fits three different types of the ac systems. With the help of the proposed solution, the dc-side CM voltage power quality can be maintained under unbalanced polluted ac input conditions.

4. A novel single-phase grid synchronization solution is proposed in this dissertation to achieve a fast dynamics response, a strong immunity to the ac system voltage variation, and a rejection of multiple noises. The proposed solution is easy to implement in the digital platform and gives the capability to monitor the ac voltage amplitude for protection purposes as well. The detailed design is given for engineers to fully understand the trades-off of a grid synchronization system.

5. A comprehensive grid synchronization modeling methodology in the ac-dc power converter system is proposed in dissertation, which basically covers most of the issues raised in previous publications within the similar scope. The conclusions drawn from the proposed methodology helps fully characterize the converter grid synchronization behaviors under different operation conditions, including the weak grid, the islanded condition, the multi-converter condition, and even more-sophisticated conditions. The proposed methodology can explain the behaviors observed from industry. The proposed model provides a strong tool to predict the grid synchronization stability operation and helps engineers to design the grid synchronization system.

6. A complete study of the popular frequency-based islanding detections are given. More than five novel islanding detection algorithms are proposed in the dissertation for
different applications. More importantly, the detailed modeling, design procedure, and the stability discussion are given so that engineers can understand the knowledge of islanding detections clearly and don’t need to apply the traditional cut-and-trail design process. This dissertation also covers the analysis and evaluation of islanding detection performance at the multi-converters condition. The related issues are presented and the suggested solutions are given to engineers in the design of the ac micro-grid and nano-grid system.

6.2. CONCLUSIONS

Based on the study in the dissertation, several conclusions and suggestions are given to engineers.

1. In the design of power converters for grid applications, such as the ac-dc bus-interface bi-directional converters, the electric distribution power system requirement and the system-level issues should be the primary design objective, which include the impedance shaping for stability consideration, power sharing, protections, multiple modes of operation, and the dynamics decoupling. Engineers cannot solely focus on the efficiency and density improvement of power converters.

2. The seamless bi-directional power flow regulation, fast and accurate fault protections, and the ancillary functions, such as reactive power compensation, active damping, and data acquisitions can be accomplished by the advanced digital control system to replace the expensive electro-mechanical devices and other equipment in the system.

4. Interface design of the converters has to deal with low-frequency to high frequency power quality requirements, such as the voltage ripple level and current THD level, high-frequency harmonics level, and high-frequency EMI compatibility. Power filter currently is still an effective and reliable way to fulfill such power quality requirements. Cost, volume, and the impedance interactions must be concerned and balanced.

5. In the ac electric power system, grid synchronization operation and its stability of the ac-bus interface converters is very critical to securing a reliable system. High penetration of power electronic converters in future grids will result in more instability of
the grid synchronization in converters. This should be of concern by engineers when integrating renewable energy resources.

6. Frequency-based islanding detections are popular nowadays. Any implementations of the frequency-based islanding detection will change the original operation performance, and sometimes may make the converter system more unstable during normal conditions. Engineers need to be aware of this and refer to the results in Chapter 5 when designing such methods.

**6.3. Future Work**

Future research may concentrate on the following:

1. The dc electronic system power management strategies among multiple converters, dc stability study, cable design, short-circuit and ground fault protections design, and the grounding solution are all the future work in system-level study.

2. Power topology investigation can be explored based on the two-stage approach to further improve the density and efficiency. For example, the efficiency of both the first-stage and the second-stage converter can be improved by lots of techniques, such as soft-switching, interleaving technologies, and coupled-inductors.

3. The control system can be improved by using more advanced solutions to improve the performance, such as the adaptive digital control.

4. Research efforts can focus on EMI standardization and the EMI filter optimization design for the ac-dc bus-interface converters and future dc system. Integration of DM and CM power filters can be considered as future work to further improve filter density.

5. Grid synchronization analysis can be studied in a more complicated and realistic condition. For example, the governor control of power generations and the constant power regulation loop in converters could be considered. Simpler modeling approaches, such as the “black-box” terminal modeling, can be studied, which is more helpful to engineers when converter parameters are unknown.

6. Future work can also explore more effective and simpler islanding-detection solutions suitable for multi-converter conditions.
APPENDIX

A.1 CONTROLLER PARAMETERS

All the controllers in Fig. 3.98 in Chapter 3 are based on the plant’s small-signal transfer functions. The designed controllers are shown in Table A.1.

<table>
<thead>
<tr>
<th>Controller</th>
<th>Expressions</th>
</tr>
</thead>
<tbody>
<tr>
<td>$H_i$</td>
<td>$H_i = 5 \times 10^{-7} \frac{s + 4.67 \times 10^3 (s + 2.67 \times 10^7)}{s(s + 1.2 \times 10^4 (s + 3.25 \times 10^6))}$</td>
</tr>
<tr>
<td>$R_i$</td>
<td>$R_i = 1500 \frac{s}{s^2 + 0.001s + (2\pi 60)^2}$</td>
</tr>
<tr>
<td>$H_v$</td>
<td>$H_v = 80 \frac{s + 90}{s(s + 300)}$</td>
</tr>
<tr>
<td>$H_{ov}$</td>
<td>$H_{ov} = 3789.7 \frac{s + 2.6 \times 10^4}{s(s + 1.24 \times 10^4)}$</td>
</tr>
<tr>
<td>$R_{ov}$</td>
<td>$R_{ov} = 100 \frac{s}{s^2 + 0.001s + (2\pi 120)^2}$</td>
</tr>
<tr>
<td>$H_{io}$</td>
<td>$H_{io} = 1.4736 \times 10^4 \frac{s + 4.4 \times 10^3 (s + 9.65 \times 10^9)}{s(s + 6.37 \times 10^4 (s + 7.77 \times 10^6))}$</td>
</tr>
<tr>
<td>$H_{CM}$</td>
<td>$H_{CM} = 1410 \frac{s + 38.6 (s + 2.65 \times 10^4)}{s(s + 1.9 \times 10^4 (s + 4.07 \times 10^6))}$</td>
</tr>
<tr>
<td>$R_{CM}$</td>
<td>$R_{CM} = 0.5 \frac{s}{s^2 + 0.5s + (2\pi 120)^2}$</td>
</tr>
<tr>
<td>$A$</td>
<td>$A = 10$</td>
</tr>
<tr>
<td>$N$</td>
<td>$N = \frac{s^2 + (2\pi 120)^2}{s^2 + 40s + (2\pi 120)^2}$</td>
</tr>
</tbody>
</table>

A.2 DERIVATION OF VOLT-SECOND

The derivation of (28) and (29) in Chapter 3 is shown below. The ac-side voltage and current is defined in (1) and (2) under unity-power-factor conditions.

\[ V_{ac} = U_s \sin(\omega_o t) \]  \hspace{1cm} (1)
\[ I_{ac} = I_s \sin(\omega_o t) \]  \hspace{1cm} (2)

The delivery of the power consists of two parts: dc average power $P_{av}$ in (3), and the ripple power $P_r$ in (A4). Most of the $P_{av}$ is delivered to the dc-side, and most of the $P_r$ is absorbed by the dc-link capacitor.

\[ P_{av} = \frac{U_s I_s}{2} \]  \hspace{1cm} (3)
\[ P_r = -\frac{U_s I_s}{2} \cos(2\omega_o t) \]  

(4)

As shown in Fig. A.1, when the total power \( P_{av} + P_r \) equals the average power \( P_{av} \) as shown in (5), the dc-link voltage reaches the maximum or minimum value. The time when dc-link voltage reaches the maximum value can be obtained by (6).

\[ P_{av} + P_r = P_{av} \]  

(5)

\[ \omega_o t = n\pi + \frac{3}{4}\pi, n \in Z \]  

(6)

The duty-cycle of the full-bridge converter is defined below in (7). The corresponding CM equivalent duty-cycle is defined in (A8). \( M \) is the modulation index.

\[ d_{ab} = M \sin(\omega_o t) \]  

(7)

\[ d_{CM} = 0.5(1 - d_{ab}) \]  

(8)

The CM volt-second is shown in (A9).

\[ V_{SH} = \frac{1}{2} v_{dc} d_{CM} T_s \]  

(9)

When \( \omega_o t \) equals zero and the value shown in (6), (28) and (29) in Chapter 3 can be obtained, respectively.

\[ P_{av} \]  

\[ V_{dc} \]

\[ \omega_o t = 3/4\pi \]

\[ V_{ripple} \]

Fig. A.1: Dc-link voltage and delivered ac power waveform

**A.3 SIMULATION FOR GRID-SYNCHRONIZATION STUDY**

Matlab Simulink simulation is used to study the frequency behavior in multi-converter condition. Following shows the converter used in the file. The inverter in simulation, as shown in Fig. A.2 has five signals. Three (\( TA, TB, TC \)) of them are tied to the grid; another two signals are to monitor the frequency and phase.
Since the DG units behaves as a current source, as shown in Fig. A.3, the inside of the inverter block only includes a PLL loop and a controlled-current source block. The PLL output provides the phase information to the current source block. Also Fig. A.4 shows the inside of the current source. This simple simulation file can be used to study the grid synchronization behaviors without digging out the details of other controllers.
LIST OF REFERENCES


Dong Dong

List of References


-242-


