Type of Document Master's Thesis Author Zhang, Jindong Author's Email Address firstname.lastname@example.org URN etd-72898-13450 Title Study and Improvement of Single-Stage Power Factor Correction Techniques Degree Master of Science Department Electrical and computer engineering Advisory Committee
Advisor Name Title Lee, Fred C. Committee Chair Chen, Dan Y. Committee Member Lai, Jason Committee Member Keywords
- power factor correction
Date of Defense 1998-08-06 Availability unrestricted Abstract
This thesis work focuses on the study and improvement of single-stage power factor correction techniques.
The generalized structures of the present pulse-width-modulation (PWM) integrated single-stage power factor correction (PFC) converters are presented. The typical PFC cells in the single-stage PFC converter are identified. After that, the necessary PFC condition is derived and verified to understand the principle of the single-stage PFC converters.
As an example, the continuous current mode (CCM) current source single-stage PFC converter is studied. The circuit intuitions and design consideration of this converter are presented. Also, an improved current source single-stage PFC converter with a low-frequency auxiliary switch is proposed to overcome the problem of the previous converter. Experimental verification shows the improvement is effective.
To evaluate single-stage PFC technique, a comparison study between the current source single-stage and the boost two-stage PFC converters is done in this thesis. It shows that for universal line application, due to the wide bus-capacitor voltage range, single-stage PFC converters have higher component ratings than two-stage PFC converters. This limits the application of single-stage PFC converter. Therefore, an interesting future work will be how to reduce the bus voltage range of single-stage PFC converters.
Filename Size Approximate Download Time (Hours:Minutes:Seconds)
28.8 Modem 56K Modem ISDN (64 Kb) ISDN (128 Kb) Higher-speed Access ABSTRACT.PDF 5.84 Kb 00:00:01 < 00:00:01 < 00:00:01 < 00:00:01 < 00:00:01 ACKNOWLEDGMENT.PDF 7.21 Kb 00:00:02 00:00:01 < 00:00:01 < 00:00:01 < 00:00:01 CHAP1.PDF 101.63 Kb 00:00:28 00:00:14 00:00:12 00:00:06 < 00:00:01 CHAP2.PDF 444.69 Kb 00:02:03 00:01:03 00:00:55 00:00:27 00:00:02 CHAP3.PDF 646.92 Kb 00:02:59 00:01:32 00:01:20 00:00:40 00:00:03 CHAP4.PDF 151.21 Kb 00:00:42 00:00:21 00:00:18 00:00:09 < 00:00:01 CHAP5.PDF 11.08 Kb 00:00:03 00:00:01 00:00:01 < 00:00:01 < 00:00:01 CONTENTS.PDF 5.17 Kb 00:00:01 < 00:00:01 < 00:00:01 < 00:00:01 < 00:00:01 ILLUSE-FIGS.PDF 15.35 Kb 00:00:04 00:00:02 00:00:01 < 00:00:01 < 00:00:01 REF.PDF 18.23 Kb 00:00:05 00:00:02 00:00:02 00:00:01 < 00:00:01 TITLE1.PDF 4.15 Kb 00:00:01 < 00:00:01 < 00:00:01 < 00:00:01 < 00:00:01 VITA.PDF 3.52 Kb < 00:00:01 < 00:00:01 < 00:00:01 < 00:00:01 < 00:00:01
If you have questions or technical problems, please Contact DLA.