Communications Project

Document Type:Master's Thesis
Name:Steven F. Swanchara
Title:An FPGA-Based Multiuser Receiver Employing Parallel Interference Cancellation
Degree:Master of Science
Department:The Bradley Department of Electrical and Computer Engineering
Committee Chair: Dr. Jeffery H. Reed
Committee Members:Peter M. Athanas
Brian D. Woerner
Keywords:FPGA, CDMA, Multiuser Receiver, Interference Cancellation, Configurable Computing
Date of defense:July 22, 1998
Availability:Release the entire work immediately worldwide.


Research efforts have shown that capacity in a DS/CDMA cellular system can be increased through the use of digital signal processing techniques that exploit the nature of the multiple access interference (MAI). By jointly demodulating the users in the system, this interference can be characterized and reduced thus decreasing the overall probability of error in the system. Numerous multiuser structures exist, each with varying degrees of complexity and performance. However, the size and complexity of these structures is large relative to a conventional receiver. This effort demonstrates a practical approach to implementing parallel interference cancellation applied to DBPSK DS/CDMA on an FPGA-based configurable computing platform. The system presented acquires, tracks, cancels, and demodulates four users independently and performs various levels of interference cancellation. The performance gain of the receiver in a four-user environment under various levels of noise and cancellation are presented.

List of Attached Files


The author grants to Virginia Tech or its agents the right to archive and display their thesis or dissertation in whole or in part in the University Libraries in all forms of media, now or hereafter known. The author retains all proprietary rights, such as patent rights. The author also retains the right to use in future works (such as articles or books) all or part of this thesis or dissertation.